CONNECTING THE COMPOUND SEMICONDUCTOR COMMUNITY

and the law of the part

Greener SiC wafers with Smart Cut technology

soitec

VOLUME 27 ISSUE VI 2021

INSIDE

News, Analysis, Features, Editorial View, Research Review and much more

🎔 @compoundsemi

SWITCHING THE SUBSTRATE

With a lattice constant that staddles GaAs and AlAs, germanium offers a great foundation for VCSELs

MASTERFUL MODULATION

SiC membrane supports record-breaking modulation rates for telecom lasers www.compoundsemiconductor.net

BUILDING BETTER VCSELS

Record-breaking efficiencies strengthen the credentials of blue and green VCSELs for augmented-reality glasses

Global mega trends require best performance III-V materials

AIX G5+ C

Next generation electric vehicles
Efficient power supplies
Wireless charging
Next generation displays
4G/5G networks

Discover the MOCVD tool of record for all advanced GaN applications



Made in Germany



www.aixtron.com

VIEWPOINT By Dr Richard Stevenson, Editor

Ever-evolving VCSELs

MANY OF US view the GaAs VCSEL as an established product and its GaNbased cousin as a project in the lab. But the reality is more nuanced.

While the GaAs-based VCSEL has enjoyed some great success – it made its named in short-reach interconnects for data coms, and now has a new lease of life in facial recognition systems in top-of-the-range smartphones – it continues to evolve. The latest killer application has fuelled a ramp in volume, due to the need for an array of emitters rather than a single source, and this has driven the development of a new design. As production has shifted from 50 mm and 75 mm substrates to those with a diameter of 150 mm, to cater for the increase in real estate of the emitters, this has introduced issues; and alongside that, a novel solution.

For many, it will come as a surprise that there is an issue, given that the fabrication of the GaAs VCSEL is relatively easy, thanks to the pairing of GaAs and AlAs. These two materials appear to be an ideal combination, having very similar lattice constants but markedly different refractive indices, traits that enable the growth of high-quality mirrors that provide the optical feedback in this class of laser. But for the latest, larger epiwafers, even the small degree of strain that comes from a minimal mismatch between GaAs and AlAs is enough to distort epiwafers grown on GaAs and hamper downstream characterisation and processing.

Addressing this issue is the global epiwafer manufacturer IQE. Engineers at its facility in Cardiff, UK, have switched substrates, moving to germanium, which has a lattice mismatch straddling that of GaAs and AIAs. Trials have shown that on 150 mm substrates, distortions to the shape of the epiwafer fall by an order of magnitude compared with the incumbent (see p. 34). Results on prototype devices are also encouraging, leading IQE to offer this form of



epiwafer as a commercial product. Variants on 200 mm germanium wafers are set to follow.

While GaN-based VCSELs are lagging behind their GaAs-based siblings, they are catching up. Although confined to the lab, the leading development of these lasers is taking place at some of the biggest compound semiconductor chipmakers in Japan, using processes that are compatible with high-volume production.

Leading the way is Nichia, with milliwatt emitters sporting record-breaking efficiencies in the green and blue (see p. 28). Efforts are motivated by producing these devices for colour-projectors in smart glasses, where they should ensure a long battery life and eye safety.

Nichia played a major role in early GaN-based VCSEL development, and its latest success has come from replacing a pair of dielectric mirrors with one of these, alongside another from lattice-matched GaN and AllnN. This combination is a common approach for the mirrors, which are, without doubt, the most difficult part of the VCSEL to produce.

It is clear that optimising the GaN-based VCSEL will take some time. Its GaAs-based cousin is clearly far closer to that goal, but even it has a little way to go.



Free weekly e-news roundup go to: www.compoundsemiconductor.net

CONTENTS

VOL. 27 ISSUE VI 2021



18

A GREENER SIC WAFER WITH SMART CUT TECHNOLOGY

Smart Cut substrate technology charts a greener, faster and better path for the production of power electronic components

24 Germanium: A surprisingly strong substrate for GaAsbase optoelectronics

Thanks to a lattice constant that sits between that of GaAs and AlGaAs, germanium is the ideal substrate for high-volume production of VCSELs and red-emitting microLEDs

28 Efficient blue and green VCSELs

Record-breaking efficiencies strengthen the credentials of blue and green GaN-based VCSELs for serving in full-colour projectors for augmented-reality glasses

34 VCSELs: Switching the substrate

Germanium trumps GaAs as the best substrate for the VCSEL, thanks to improved lattice engineering that trims bow and warp

40 Boosting SiC throughput

Optimised grinding yields flat and smooth SiC substrates in a matter of minutes

46 Targeting AR with edge-emitting lasers

Red, green and blue edge-emitting lasers with milliwatt output powers and exceptional efficiency are lining up for augmented-reality applications

52 Membranes underpin masterful modulation

SiC membrane supports modulation rates for InP lasers

58 Enhancing VCSELs with high-index contrast gratings

Optimized high-index contrast gratings provide a thin, highly reflective mirror for specific polarized light

64 GTAT meeting rapidly growing demand for SiC

Insights from GT Advanced Technologies



NEWS ANALYSIS

14 Sanan sets its sights on SiC

With China's first vertically integrated SiC line in tow, Sanan intends to take its multi-billion dollar investment to the top spot





16 Akhan to scale diamond electronics for market

Akhan Semiconductor is set to bring power densities to RF power devices

RESEARCH REVIEW

- 66 Reducing the operating voltage of tunneljunction deep UV LEDs
- 68 Boosting GaN blocking voltages
- 69 Improving ohmic contacts for Ga₂O₂

NEWS

- 06 STMicroelectronics makes first 200 mm SiC wafers
- 07 MicroLED displays from 2021 onward
- 08 First scalable integrated laser and microcomb on one chip
- 09 GaN Systems and FTEX increase electric-mobility range and power by 30 percent
- 10 Integra launches 100 volt RF GaN-on-SiC technology for defence
- 11 Novel Crystal develops 100 mm β -type gallium oxide wafers
- 12 MicroLED chips for TVs to reach \$3.4 billion in 2025
- 13 Chinese partnership for Cambridge start-up



Editor Richard Stevenson Contributing Editor Rebecca Pool News Editor Christine Evans-Puohe	richardstevenson@angelbc.com editorial@rebeccapool.com chrise-p@dircon.co.uk	+44 (0)1291 629640	Circulation Director Scott Adams Chairman Stephen Whitehurst	scott.adams@angelbc.com stephen.whitehurst@angelbc.com	+44 (0)2476 718970 m +44 (0)2476 718970
Sales Executive Jessica Harrison	jessica.harrison@angelbc.com	+44 (0)2476 718970	Chief Executive Officer Sukhi Bhadal	sukhi.bhadal@angelbc.com	+44 (0)2476 718970
USA Representatives Brun Media			Chief Technical Officer Scott Adams	scott.adams@angelbc.com	+44 (0)2476 718970
Tom Brun	tbrun@brunmedia.com	+001 724 539-2404	Directors Jackie Cannon, Sharon Cowley		
Janice Jenkins	jjenkins@brunmedia.com	+001 724-929-3550	Published by Angel Business Communicatio	ns Ltd, Unit 6, Bow Court, Fletchworth	Gate, Burnsall Road,
Publisher Jackie Cannon	jackie.cannon@angelbc.com	+44 (0)1923 690205	Coventry CV5 6SP, UK. T: +44 (0)2476 718 97	70 E: info@angelbc.com	
Director of Logistics Sharon Cowley	sharon.cowley@angelbc.com	+44 (0)1923 690200			
Design & Production Manager Mitch Gaynor	mitch.gaynor@angelbc.com	+44 (0)1923 690214			Vhen you have finished with

Compound Semiconductor is published eight times a year on a controlled circulation basis. Non-qualifying individuals can subscribe at: £105.00/e158 pa (UK & Europe), £138.00 pa (air mail), \$198 pa (USA). Cover price £4.50. All information herein is believed to be correct at time of going to press. The publisher does not accept responsibility for any errors and omissions. The views expressed in this publication are not necessarily those of the publisher. Every effort has been made to obtain copyright permission for the material contained in this publication. Angel Business Communications Ltd will be happy to acknowledge any copyright oversights in a subsequent issue of the publication. Angel Business Communications Ltd @ Copyright 2021. All rights reserved. Contents may not be reproduced in whole or part without the written consent of the publishers. The paper used within this magazine is produced by chain of custody certified manufacturers, guaranteeing sustainable sourcing. US mailing information: Compound Semiconductor, ISSN 1096-598X, is published 8 times a year, Jan/Feb, March, April/May, June, July, August/September, October, November/ December by Angel Business Communications Ltd, Unit 6, Bow Court, Fletchworth Gate, Burnsall Rd, Coventry CV5 GSP UK. The 2021 US annual subscription price is \$198. Airrleight and mailing in the USA by agent named World Container Inc, 150-15, 183rd Street, Jamaica, NY 11413, USA. Periodicals postage paid at Brooklyn, NY 11256. US Postmaster: Send address changes to Compound Semiconductor, Air Business Ltd, c/o WN Shipping USA, 156-15, 148th Avenue, 2nd Floor, Jamaica, NY 11434, USA. Printed by: The Manson Group. ISSN 1096-598X (Print) ISSN 2042-7328 (Online) @ Copyright 2021.

We strive for accuracy in all we publish; readers and contributors are encouraged to contact us if they recognise an error or omission. Once a magazine edition is published [online, in print or both], we do not update previously published articles to align old company names, branding, marketing efforts, taglines, mission statements or other promotional verbiage, im-ages, or logos to newly created or updated names, images, typographic renderings, logos (or similar) when such references/images were accurately stated, rendered or displayed at the time of the original publication. When companies change their names or the images/lext used to represent the company, we invite organizations to provide Angel Business Communications with a news release detailing their new business objectives and/or other changes that could impact how customers/prospects might recognise the company, contact the organisa-tion, or engage with them for future commercial enterprise.

STMicroelectronics makes first 200 mm SiC wafers

STMICROELECTRONICS has announced it has manufactured the first 200 mm SiC bulk wafers for prototyping nextgeneration power devices from its facility in Norrköping, Sweden.

The transition to 200 mm SiC wafers is said to mark an important milestone in the capacity build-up for ST's customer programs in automotive and industrial sectors and will consolidate ST's lead in the disruptive semiconductor technology that allows for smaller, lighter, and more efficient power electronics with a lower total cost of ownership.

Among the first in the world, ST's initial 200 mm SiC wafers are also very high quality, with minimal yield-impacting and crystal-dislocation defects. The low defectivity has been achieved by building on the excellent know-how and expertise in SiC ingot growth technology developed by STMicroelectronics Silicon Carbide A.B. (formerly Norstel A.B., which ST acquired in 2019).

In addition to meeting the quality challenge, the transition to 200 mm SiC substrates requires a step forward in manufacturing equipment and the overall support ecosystem performance. ST, in collaboration with technology partners covering the entire supply chain, is developing its own 200 mm SiC manufacturing equipment and processes.

ST currently manufactures its high-volume SiC products on two 150 mm wafer lines at its fabs in Catania, Italy, and Ang Mo Kio, Singapore, and performs assembly and test at its back-end sites in Shenzhen, China and Bouskoura, Morocco. This milestone comes as part of the company's planned move to more advanced, costefficient 200 mm SiC volume production. This transition is within the company's ongoing plan to build a new SiC substrate plant and source over 40 percent of its SiC substrates internally by 2024.

"The transition to 200 mm SiC wafers will bring substantial advantages to our automotive and industrial customers as they accelerate the transition towards electrification of their systems and products", said Marco Monti, president Automotive and Discrete Group, STMicroelectronics. "It is important in driving economies of scale as product volumes ramp.

"Building robust know-how in our internal SiC ecosystem across the full manufacturing chain, from high-quality SiC substrates to large-scale frontand back-end production, boosts our flexibility and allows us to better control the improvement of yield and quality of the wafers."



Chilas to debut hybrid InP/SiN lasers at EPIC

CHILAS, a developer of high-end semiconductor external-cavity tunable lasers with ultra-narrow linewidth, will debut its latest products during a European Photonic Industry Consortium (EPIC) product launch event planned for 7 September 2021.

According to the company, Chilas lasers harvest the best of both InP and SiN worlds. The external-cavity laser is constructed by hybrid integration of both an InP gain section and SiN wavelength selective feedback PIC. The InP gain section provides high optical output power over a wide wavelength range while the SiN PIC provides low loss configurable feedback to the gain section.

Chilas describes its design approach as offering a combination of technologies including: ultra-narrow linewidths of below 5kHz, due to the high Q of the cavity; agile wavelength selection of over 100 nm over the C-band, thanks to the configurable microring based Vernier filter in the SiN PIC: and a high output power (more than 30 mW, and 100 mW under development) provided by the InP gain section.

These characteristics make the Chilas laser a workhorse for a large variety of applications. The ultranarrow linewidth and compact, robust character of the Chilas laser supports increasing the sensitivity of a metrology application designed to operate in harsh environments. The high optical power, ultra-narrow linewidth, low relative intensity noise and low phase noise of the laser helps to future-proof transceiver designs, meeting novel standards for small channel spacing while enabling advanced modulation methods (PAM, PSK,QAM, ..)

Chilas lasers can be used in a number of applications such as telecom and advanced optical sensing.

MicroLED displays from 2021 onward

MICROLED displays have the potential to become a nextgeneration mainstream technology. The challenges and opportunities are discussed in the IDTechEx report *Micro-LED Displays 2021-2031: Technology, Commercialization, Opportunity, Market and Players*.

COVID-19 has not stopped the development of microLED displays. With CES and Display Week, as well as a number of events being put online, there has been little impact to progress and new launches of microLED display prototypes and products.

The increasing number of activities from display suppliers can be seen from the highly cumulated investment and the increasing number of patent filings, as well as the prototypes/products brought in by microLED vendors, such as AUO, PlayNitride, RiTdisplay, Samsung, LG, Sony, TCL, Tianma, Konka, Glo, Plessey, JBD, X-Display, VueReal, CSOT, Sharp, and Kyocera.

However, prototypes to prove technology/science readiness with lab/fab scale production are very different from mass manufactured commercial products. The latter requires zero defects for consumer products. Although the science has been proved, there are more engineering and manufacturing issues. For instance, conventional LEDs can reach external quantum efficiencies of 70 percent, while microLEDs less than 10 μ m may struggle to reach 20 percent.

Red LEDs are especially challenging with low external quantum efficiencies and brittle features. Tiny microLEDs have a large surface area, which may lead to more defects during the fabrication process. Therefore, solving engineering/ manufacturing challenges is important, including die size miniaturization while maintaining high efficiency, chip design, and chip manufacturing technique improvement. Other issues include mass transfer yield and accuracy, defect repair, testing, uniformity, light management and colour conversion.



To fabricate a microLED display, many technologies and processes are involved, such as epitaxy, photolithography, chip fabrication, substrate removal, inspection, mass transfer, bonding and interconnection, testing, repair, backplane and drive IC. After years of development, some technological difficulties have been solved, but new challenges remain. For instance, several years ago, the major efforts were concentrated in die miniaturization, chip design, and mass transfer. Recently, more and more players realize a complete understanding of all the processes is the key. Therefore, many teams are increasing their efforts on technologies such as inspection, repair, driving, image improvement, light management, and high-volume production equipment.

Another interesting phenomenon is the increasing number of partnerships, mergers, acquisitions, joint ventures, and further investment. This aligns with the display cycle trend. There was hype in the microLED display one-or-two years' ago and now major players are gradually finding their roadmap. MiniLED displays and large signage and TVs are approached by many vendors and players that are still working on microLED displays. Compared to previous years, consolidation becomes more obvious.



Advanced Compound Semiconductor Foundry Services

MOCVD • Fabrication • Testing

Advanced III-V semiconductor solutions for optoelectronics application in the biotechnology, telecommunications, energy, industrial, and security industries.

MasimoSemiconductor.com | 603-595-8900



First scalable integrated laser and microcomb on one chip

FIFTEEN YEARS AGO, UC Santa Barbara's John Bowers pioneered a method for integrating a laser onto a silicon wafer. The technology has since been widely deployed in combination with other silicon photonics devices to replace the copper-wire interconnects that formerly linked servers at data centres, dramatically increasing energy efficiency.

For several years, the Bowers group has collaborated with the group of Tobias Kippenberg at EPFL, within a Defense Advanced Research Projects Agency programme entitled Direct On-Chip Digital Optical Synthesiser. Kippenberg's group discovered 'microcombs', a series of parallel, low-noise, highly stable laser lines. Each lines of the laser comb can carry information, extensively multiplying the amount of data that can be sent by a single laser.

Recently, several teams demonstrated very compact combs by placing a semiconductor laser chip and a separate SiN ring-resonator chip very close together. However, the laser and the resonator were still separate devices, made independently and then placed in close proximity to each other perfectly aligned, a costly and time-consuming process that is not scalable.

The Bowers lab has worked with the Kippenberg lab to develop an integrated on-chip semiconductor laser and resonator capable of producing a laser microcomb. Recently they succeeded, developing soliton microcombs, which are optical frequency combs that emit mutually coherent laser lines – that is, lines that are in constant, unchanging phase relative to each other.

This technology is applied in the areas of optical timing, metrology and sensing. Recent field demonstrations include multiterabit-per-second optical communications, ultrafast LiDAR, neuromorphic computing, and astrophysical spectrometer calibration for planet searching, to name several. It is a powerful tool that normally requires exceptionally high power and expensive



lasers and sophisticated optical coupling to function.

The working principle of a laser microcomb is that a distributed feedback laser produces one laser line. That line then passes through an optical phase controller and enters the micro-ring resonator, causing the power intensity to increase as the light travels around the ring. If the intensity reaches a certain threshold, non-linear optical effects occur, causing the one laser line to create two additional, identical lines on either side. Each of those two 'side lines' creates others, leading to a cascade of laser-line generation.

The research enables semiconductor lasers to be seamlessly integrated with lowloss nonlinear optical micro-resonators. No optical coupling is required, and the device is entirely electrically controlled. Importantly, the new technology lends itself to commercial-scale production, because thousands of devices can be made from a single wafer using industry standard CMOS-compatible techniques.

A key challenge in making the device is that the semiconductor laser and the resonator, which generates the comb, have to be built on different material platforms. Working sequentially on the same wafer, the researchers leveraged UCSB's heterogeneous integration process for making high-performance lasers on silicon substrate and the ability of their EPFL collaborators to make record ultra-low-loss high-Q SiN micro-resonators using the photonic damascene process they developed. The wafer-scale process – in contrast to making individual devices and then combining them one by one – enables thousands of devices to be made from a single 100 mm-diameter wafer, a production level that can be scaled up further from the industry standard 200 mm- or 300 mm-diameter substrates.

For the device to function properly, the laser, the resonator and the optical phase between them must be controlled to create a coupled system based on the 'self-injection locking' phenomenon. The laser output is partially back-reflected by the micro-resonator. When a certain phase condition is achieved between the light from the laser and the back-reflected light from the resonator, the laser is said to be locked to the resonator.

Normally, back-reflected light harms laser performance, but here it is crucial for generating the microcomb. The locked laser light triggers soliton formation in the resonator and reduces the laser light noise, or frequency instability, at the same time. As a result, the team has created not only the first laser soliton microcomb integrated on a single chip, but also the first narrow-linewidth laser sources with multiple available channels on one chip.

"The field of optical comb generation is very exciting and moving very fast. It is finding applications in optical clocks, high-capacity optical networks and many spectroscopic applications," said Bowers. "The missing element has been a self-contained chip that includes both the pump laser and the optical resonator. We demonstrated that key element, which should open up rapid adoption of this technology."

The team hopes that its achievement could become the backbone of efforts to apply optical frequency comb technologies in many areas, including efforts to keep up with fast-growing data traffic and, hopefully, slow the growth of energy consumption in mega-scale data centres.

GaN Systems and FTEX increase electricmobility range and power by 30 percent

GaN SYSTEMS, a global supplier of GaN power semiconductors, has announced a partnership with FTEX, a pioneer in precision motor control systems, to deliver next-generation, GaN-powered motor drives for personal electric vehicles (EVs) including e-scooters, e-bikes, and e-mopeds.

The motor drives combine GaN Systems' high-performance, high-frequency transistors, with FTEX's innovative software and cutting-edge hardware to create powertrain solutions that increase the range and power of EVs by as much as 30 percent. GaN Systems' transistors enable smaller, more efficient, and lower-cost systems for high-power EV applications. The company's 100 V E-mode transistor provides high power density for the FTEX Dynamic Drive in a small package, with thermal efficiencies created by GaN Systems' innovative packaging.



"Thermal enhancement and high frequency switching are the two major aspects that FTEX's hardware focuses on, thus getting the best out of GaN Systems' transistors. Our unique design maximizes the transistor performance, increasing efficiency by 2.5 percent while doubling the power density and reducing the weight by half," said Alexandre Cosneau, CTO at FTEX. "GaN Systems is the best at what they do – providing high quality, small form factor power components that enable the next generation of electric vehicles." "Our partnership with FTEX highlights the growing demand for GaN-based motor control solutions for EVs, from e-bikes to motorcycles to automobiles," said Jim Witham, CEO at GaN Systems.

"By replacing legacy silicon transistors with GaN Systems' transistors, electric

powertrain designers can make vast improvements to their EV solutions, including reducing the size of the inverters and converters, increasing power, and maximizing efficiency. Together, we're fortifying GaN Systems' position in the next generation of e-mobility transportation."



Integra launches 100 volt RF GaN-on-SiC technology for defence

INTEGRA, a provider of RF and microwave power solutions, has introduced the industry's first 100 V RF GaN-on-SiC technology targeting a wide-range of applications including radar, avionics, electronic warfare, industrial, scientific and medical systems.

Operating at 100 V, this technology shatters RF power performance barriers by achieving 3.6 kW of output power in a single GaN transistor. Integra's 100V GaN gives designers the ability to dramatically increase system power levels and functionality while simplifying system architectures with less power combining circuitry compared to the more commonplace 50 V/65 V GaN technology. Customers ultimately benefit with a smaller system footprint and lower system cost.

Suja Ramnath, Integra's president and CEO, said: "Integra's 100 V RF GaN technology signifies a major milestone in the high-power market. This innovative technology removes the barriers limiting system performance today and allows new architectures previously not possible. We are excited that this disruptive technology will enable our customers to deliver a new generation of high-performance, multi-kilowatt RF power solutions while reducing their design cycle time and product costs."

Mahesh Kumar, an Aerospace and Defense radar systems architect and technology executive, said, "Integra's first to market 100 V RF GaN technology will completely redefine what's possible for high-power RF systems."



By delivering approximately two times the power compared to a 50 V GaN transistor in a single package, it will eliminate a significant number of combiners and associated electronic circuitry, resulting in lower system volume, weight and cost, and higher system efficiency.

Integra's first 100 V RF GaN product is the IGN1011S3600, designed specifically for avionics applications. The IGN1011S3600 delivers 3.6 kW of output power with 19 dB of gain and 70 percent efficiency. It is available for sampling to qualified customers.

Soitec appoints CEA-Leti CEO to head SiC programme



SOITEC, a Grenoble-based developer of innovative semiconductor materials, has appointed Emmanuel Sabonnadière, previously CEO of CEA-Leti, as new VP of its SiC programme,

effective 1st July 2021. The newly created position reports to Bernard Aspar, COO and Head of Global Business Units at Soitec.

Microelectronic devices based on SiC substrates have numerous significant advantages. They boost the energy efficiency of existing and future automotive and industrial applications; they drive the electrification of vehicles, support the development of cutting-edge on-board chargers and charging stations, and enable the installation of advanced industrial renewable energy systems. Soitec's SmartCut SiC substrates are said to enable new levels of device performance and accelerate the adoption of SiC in automotive and other markets.

Before joining Soitec, Sabonnadière was CEO of CEA-Leti, a globally renowned technology research institute belonging to the French Alternative Energies and Atomic Energy Commission. Before, he served in executive positions at Philips Lighting (later called Signify), Gimv, a European investment firm, and General Cable Europe.

"With his profound experience in industry, business and technology, with his impressive global profile and his leadership skills, Emmanuel is a perfect fit for Soitec to drive our promising Smart Cut SiC technology and conquer new markets," said Bernard Aspar, COO and head of Global Business Units at Soitec. "Emmanuel has the intimacy with our local ecosystem and our customers worldwide to lead this development, launch manufacturing and drive the industrialisation of our SiC programme."

"I am excited and honored to join Soitec in this period of growth," said Sabonnadière. "Soitec's technology is a powerful motor to fuel new businesses and launch innovative and disruptive applications in the automotive and industrial markets. Soitec is well placed to capture the growing demand for smart semiconductor substrate solutions. I am looking forward to bringing Soitec's SiC solutions to market fruition quickly."

Novel Crystal develops 100 mm β -type gallium oxide wafers

NOVEL CRYSTAL TECHNOLOGY has successfully scaled up its high-quality Ga_2O_3 epitaxial wafer manufacturing technology to 100 mm. It means Ga_2O_3 power devices can now be produced on a 100 mm mass-production line.

Compared with materials currently in development for use in power devices, such as SiC and GaN, β -Ga₂O₃ has a larger band-gap energy of 4.5 eV, and it is considered to be an ideal material because it can reduce the loss in power devices.

Moreover, β -Ga₂O₃ is different from SiC and GaN in that single-crystal substrates can be fabricated with the melt growth method. High-quality, large single crystals can be grown at 100 times the rate of SiC and GaN, leading to reduced costs. Thanks to these attributes, the focus is on achieving practical use of β -Ga₂O₃ power devices in a timely manner.

Novel Crystal Technology succeeded in fabricating high-quality 2-inch Ga₂O₃ epitaxial wafers in 2019 and has been manufacturing and selling them since the beginning of that year. However, there is as yet no 2-inch mass-production line for power devices because the manufacturing cost of the devices on 2-inch wafers is too high, and consequently, the use of these wafers has been limited to research and development.

Recently, the firm developed 100 mm β -Ga₂O₃ epitaxial deposition equipment by applying its high-quality 2-inch

epitaxial wafer technology. This advance means that high-quality 100 mm β -Ga₂O₃ epitaxial wafers can now be produced and sold. In particular, β -Ga₂O₃ power devices can be produced on a 100 mm mass-production line.

In 2015, Novel Crystal Technology, Inc. collaborated with Yoshinao Kumagai and Hisashi Murakami of Tokyo University of Agriculture and Technology and the National Institute of Information and Communications Technology in the development of a β -Ga₂O₃ halide vapour phase epitaxy for β -Ga₂O₃ epitaxial deposition. By continuing to improve the deposition equipment and process, this technology can be applied to large wafers.

The photograph above shows prototype β -Ga₂O₃ SBDs fabricated on 100 μ m β -Ga₂O₃ epitaxial wafers. The epitaxial film is about 10- μ m thick, and the donor concentration is about 2×10¹⁶ cm³. The yellow circles and squares on the wafer surface are gallium-oxide SBDs with different element sizes.

Engineers have measured the currentvoltage characteristics of 86 elements. The forward characteristics show that the current increases linearly from a low rising voltage of 0.8-0.9 V, and ideal diode characteristics are obtained.

Reverse characteristics show that 62 of the 86 elements show characteristics in line with the theoretical ones, and they can be judged as non-defective products.



The killer defect density calculated from this non-defective rate is 13 pieces/cm². This means that the 100 mm epitaxial wafer has the same quality as a high-quality 2-inch epitaxial wafer. Accordingly, 10-A β -Ga₂O₃ power devices can be produced on a 100 mm wafer with a yield of 80 percent.

Novel Crystal Technology has started selling high-quality 100 mm β -Ga₂O₃ epitaxial wafers. Customers can specify the donor concentration of the epitaxial wafer in a range between 2×10¹⁶ cm⁻³ and 9×10¹⁶ cm⁻³. Epitaxial film thickness can be specified to between 5 μ m and 10 μ m. In the future, the company will work to expand the specifiable ranges of donor concentration and film thickness, further reduce killer defects, and increase the wafer diameter.

Previous success includes demonstrating low-loss β -Ga₂O₃ SBDs with a trench structure. In the future, the firm will continue to build mass-production technology for trench-type SBDs on a 100-mm line.



MicroLED chips for TVs to reach \$3.4B in 2025

ANNUAL revenue of microLED chips for TVs is expected to reach \$3.4 billion in 2025 at a 250 percent CAGR across the 2021-2025 period, according to TrendForce's latest report 2021 Mini / Micro LED Self-Emissive Display Trends and Analysis on Suppliers' Strategies.

This growth can be mostly attributed to the early planning by display manufacturers to adopt microLED technology for large-sized displays; although the prohibitive cost of this technology is unlikely to be overcome in the short run TrendForce still forecasts this high revenue in light of several factors.

First, microLED technology enables the production of gapless, large-sized modular displays; second, displays featuring microLED technology are able to meet the standards of cinemagrade displays or high-end TVs; and finally, Korean TV brands have been aggressively investing in microLED TV development.

After Samsung released its 146-inch TV, aptly named 'The Wall' in 2018, the company has continued to announce large-sized modular video walls and microLED TVs (which come in such sizes as 75-inch, 110-inch, 219-inch, and 292inch) at each subsequent CES.

Nevertheless, TrendForce indicates that, prior to the widespread commercialisation of microLED TVs, TV manufacturers will continue to face challenges in terms of technological barriers and costs. In particular, breakthroughs in three areas remain the most noteworthy: microLED chips, backplanes/drivers, and mass transfer.

MicroLED chips comprise the highest share of microLED TV manufacturing costs, and their persistently high prices can be attributed to three factors. The first of these factors is the enormous number of chips used in TV manufacturing. For instance, a 4K resolution TV requires 24.88 million microLED chips. Second of all, due to the diminutive size of microLED chips, their manufacturing process involves



extremely stringent requirements regarding wavelength uniformity and clean room particle count. Finally, as microLED chips are smaller than 75 μ m, the current photoluminescence technologies are unable to fully detect defects in microLED chips, in turn increasing the difficulties in the mass transfer process of chips to backplanes.

PCB backplanes paired with a passive matrix are a relatively mature solution that has become the predominant choice for displays with a pixel pitch of more than 0.625 mm. However, for microLED TVs, which are smaller in size but maintain the same resolution, once their pixel pitch shrinks below 0.625 mm, challenges begin to arise with PCB backplane development, such as line width and line space. both of which can pose limits on mass production and increase manufacturing costs. Conversely, thin-film transistor (TFT) glass backplanes paired with lowtemperature polysilicon arrays are able to accurately control and drive the electrical circuits in microLED displays. This type of active matrix-equipped backplane is therefore expected to become the mainstream technology of microLED TVs going forward.

Another technological challenge in backplane development is glass metallisation. As displays approach increasingly high resolutions, they require correspondingly smaller gaps between modules. Now that traditional chip-on-film designs are no longer viable, manufacturers are instead routing the wirings on the surface of the TFT glass either from the side or by using through glass via processes. In order to achieve this routing, manufacturers need to make use of glass metallization technology. However, as many technological bottlenecks still remain with regard to glass metallization, such as low yield rate and high cost, manufacturers must work to overcome these barriers as the industry moves forward.

In terms of manufacturing process, the main hurdles in microLED development are two-fold: mass transfer and testing/ repairing. The many millions of microLED chips used in each microLED TV pose an enormous demand in terms of mass transfer yield rate, manufacturing time, and testing/repairing processes. At the moment, the industry's predominant mass transfer technologies consist of pick and place, laser transfer, fluidic assembly, magnetic mass transfer, roll-based transfer, and wafer bonding.

The adoption of each respective mass transfer technology depends on the resolution of the display products as well as the size of microLED chips to be transferred, and each of these technologies comes with its own impact on production capacity, yield rate, and manufacturing equipment costs. That is why microLED production lines involve such a high degree of complexity. TrendForce believes that the mass transfer process in microLED TV manufacturing needs to reach a rate of at least 20 million units per hour and a 99.999 percent yield for microLED TVs to be viable for wide commercial release.

Chinese partnership for Cambridge start-up

UNIVERSITY OF CAMBRIDGE spinout Porotech has announced its first partnership – with Jade Bird Display (JBD) in China, a microLED display company. Porotech will be providing Shanghai-based JBD with its porous GaN technology.

Porotech says its display technology breakthrough heralds a new era of brighter, sharper, more vivid microdisplays for even the smallest devices. According to the company, microLED is the next major leap forward for displays on products such as smartphones, smartwatches and VR/ AR headsets. It is particularly useful in outdoor settings, where sunlight can often make existing displays difficult to see clearly.

But the performance of current micro-LED technologies deteriorates as the device size decreases. Porotech has created a new class of porous GaN semiconductor material that it says offers performance improvements that are suitable for mass production and can be customised for individual customers' needs.

Last year, Porotech launched the world's first commercial native red InGaN LED epiwafer for microLED applications. JBD now plans to use Porotech's porous GaN templates to manufacture InGaN-based red microLED displays for use in applications such as VR/AR headsets, AR smart sports goggles and head-up displays.

"This partnership will enable both JBD and Porotech to meet the demands of micro-LED displays in the future," said Porotech CEO and co-founder Tongtong Zhu. "MicroLED displays using GaN-based material technology are widely seen as the only technology that can deliver displays bright and efficient enough to meet the requirements of VR and AR. Our proprietary technology is robust but also flexible enough to be tailored to the needs of different applications."

JBD founder and CEO Qiming Li said: "As a leader in micro-LED display



technology, JBD can see the enormous potential of Porotech's breakthrough – and we are keen to work with this revolutionary technology to create a new generation of microdisplays."

Earlier this year, Porotech raised £3 million to fund the next stage of development of its unique microLED production technique. The funding round was led by Speedinvest, with participation from previous investors IQ Capital, Cambridge Enterprise, Martlet and Cambridge Angels.

VCSEL industry: All change?

ACCORDING TO Yole Développement's new report VCSEL – Technology and Market Trends 2021, the global VCSEL market is expected to reach \$2.4 billion in 2026 at a 13.6 percent CAGR, driven by datacom and mobile applications. By then, the mobile and consumer market segment is expected to be worth to \$1.7 billion, and the automotive and mobility sector \$57 million.

"VCSEL technology is continuously evolving. It has already occurred in the past with the transition from 850 nm-based VCSELs for datacom applications to 940nm-based VCSEL arrays for 3D sensing applications," says Pierrick Boulay, technology & market analyst, Solid-State Lighting, at Yole Développement.

"A few years' ago, smartphones embedded a notch in the front display to implement the selfie camera and the face recognition module. These elements take up space and are unsightly. The goal is to hide these elements under the display. To enable this, a transition in the wavelength used for 3D sensing would be necessary for the light to penetrate the display."

According to Boulay: "In this market, revenues linked to smartphones are expected to remain stable in 2021 and 2022. This is explained by the decreasing adoption of 3D sensing modules by Android players. In 2021, only Apple is implementing VCSELs and developing AR applications. This will create a relatively flat market for two years. Growth could be back after that with Android players".

Data communications is the second biggest market, expected to generate revenue of \$430 million in 2021, rising to \$566 million in 2026. The automotive market is quite small in 2021 with revenue of \$1.1 million, but is expected to reach \$57 million in 2026, thanks to applications in LiDAR and driver monitoring. Industrial applications are expected to generate revenue of \$16 million in 2021 that could reach \$21 million in 2026 at a CAGR of 6.3 percent. Industrial revenue could take-off at midterm with the emergence of applications using 3D LiDARs. These applications will be related to smart infrastructure and logistics.

OLED displays are transparent to SWIR light at around 1300 nm to 1400 nm. The shift from 940 nm to such wavelengths will deeply impact the components and the supply chain. For 940 nm, VCSELs are made from 150 mm GaAs wafers. SWIR VCSELs should be based on InP, which is much more difficult to process, with manufacturing currently on 50 mm and 75 mm wafers.

Business unit manager, Solid-State Lighting & Display at Yole, Pars Mukish says: "The impact is not limited to the light source but also to the receiver, where silicon-based SPADs are used in the NIR region. SPADs will have to have to be based on InGaAs material or using quantum dots."

NEWS ANALYSIS I POWER ELECTRONICS



Sanan sets its sights on SiC

With China's first vertically integrated SiC line in tow, Sanan Integrated Circuit intends to take its multi-billion dollar investment to the top spot, reports **REBECCA POOL**

IN JUNE THIS YEAR, China-based Sanan Integrated Circuit (Sanan IC) opened the nation's first vertically integrated SiC line at its Hunan Sanan Semiconductor plant. Located in the Changsha high-tech industrial park in the Hunan province, Sanan IC's latest manufacturing fab with a \$2.5 billion investment, has, so far, taken less than a year to build and handles all wafer and device fabrication steps from crystal growth to power devices, packaging and testing.

"This is phase 1 of our site," highlights Mrinal Das, Director, Technical Marketing and Sales at Sanan IC, which alongside Hunan Sanan, is a subsidiary of Sanan Optoelectronics. "At 15,000 wafers a month, we've brought half of its full capacity online... In phase 2 we will build a mirror image of phase one."

"We have an aggressive plan to get the plant fully operational – meaning equipped to deliver 30,000 wafers a month by 2024," he adds.

From here on in, Sanan IC's Changsha megafab will be delivering a mix of wafers and devices to both domestic and international customers. Describing

NEWS ANALYSIS I POWER ELECTRONICS

the site as Sanan IC's 'captive' wide bandgap power semiconductor facility, Das won't be drawn on actually supply figures right now other than to say the facility is currently '15K a month capable'.

Built to churn out six-inch SiC wafers, Das also expects to see eight inch wafers being produced come 2024. As he puts it: "My vision is that during phase 2, if there is enough demand, we will work on eight-inch wafers so that in 2024 we could probably [be producing] 15,000 six-inch and 15,000 eight-inch wafers."

"After that, and if demand continues to rise in the next five to ten years, we will scale phase one and increase capacity to 30,000 eight-inch wafers every month," he says. "Our crystal growth team has put a lot of effort into our [wafer] technology and we have invested in innovation through our patent filings in China and the US."

Indeed, Sanan IC has been manufacturing SiC Schottky diodes for some time now and also has SiC MOSFETs under qualification – 1200 V devices are scheduled to be released soon. According to the Sanan IC Director, the figure of merits for substrates, epitaxy and devices are all 'achieving parity' with industry-best technology.

Das is keen to emphasize that the organization also makes GaN-on-silicon devices for lowerpower applications. And as his Sanan IC colleague, Raymond Biagan, Senior Director, Sales and Marketing Communications – North America and Europe, highlights: "Our business model is to offer our entire manufacturing platform to the worldwide market."

In the interim, Sanan Hunan will hire engineers locally and from further afield. Engineers will predominantly come from a pool of domestic talent, but there will also be a portion of technologists from Taiwan, Japan and elsewhere.

Market competition

Still, Sanan IC and its Hunan Sanan Semiconductor plant are hardly operating in a vacuum. Recently, Cree, US, has poured \$1 billion into its 200 mm SiC fabrication facility in Mohawk Valley, New York, while Rohm of Japan has just finished building its \$190 million SiC wafer and device fab in Chikugo, Japan. US-based II-VI also intends to plough up to \$50 million into its China SiC substrate manufacturing capacity and Infineon of Germany is set to increase SiC epitaxy wafer production.

However, Das – who worked at Cree and Wolfspeed for more than 16 years – reckons Sanan's Chinabased megafab gives the organisation an edge.

"Wolfspeed, for example, has the biggest news on capacity expansion so far with their materials supply stretching from North Carolina to upstate New York, and with packaging typically at various outsourced semiconductor assembly and test companies across Asia," he says.

"But while Wolfspeed is vertically integrated there is still this logistical challenge of moving their product through various stages globally, whereas we have a nice, compact, single site that will do everything," he adds.

Both Das and Biagan believe the Changsha site also sets up their company to more easily target the allimportant electric and hybrid electric vehicle markets, in China.

"Analysts indicate that the hockey stick for wide bandgap materials will be automotive markets, so it's been natural to headquarter in China where we can cater for its large automotive market, in terms of logistics and quick time to market." says Biagan. "Our parent company, Sanan Optoelectronics, is already a major supplier of LED chips and car lamps to the automotive industry here, and we can further appeal to that marketplace by delivering SiC and GaN domestically."

Das and Biagan are also confident the burgeoning SiC industry has enough room for everyone. Das points out that the true competitor for all SiC players is silicon, and he and colleagues at Sanan IC hope to work alongside the competition to enable the widespread adoption of wide bandgap materials.

Still as Biagan puts it: "Our aspiration is to be considered a major market shareholder in the SiC space that is today served by companies such as Wolfspeed and STMicroelectronics, and to be known as a viable brand for wide bandgap materials and devices globally."



> Making SiC wafers at Sanan IC's Hunan Semiconductor.

Akhan Semiconductor to scale diamond electronics for market

With the manufacture of 300 mm diamond CMOS wafers demonstrated, Akhan is set to bring unprecedented power densities to RF power devices, reports **REBECCA POOL**

IN A VERY SHORT space of time US-based Akhan Semiconductor has signalled a clear intent to massively scale up production of its synthetic, lab-grown electronics-grade diamond materials. In late June, former president of Intel Americas, Tom Lacey, joined the company board as chairman. The semiconductor executive has also spearheaded start-ups, mid-sized and larger public and private companies, and as he says: "Now is the time to unleash diamond's immense capability on chips, as well as optical and glass coatings."

Akhan
 Semiconductor
 engineers
 holding their
 300 mm
 diamond wafer

Then, only a few weeks later, Akhan revealed it had fabricated 300 mm diamond CMOS wafers at its production facility, northern Illinois Diamond Mine 1. As Adam Khan, company founder, puts it: "From a



commercial standpoint, 300 millimetre is the standard, and we want to show that we have these processes that can form even the most advanced chips."

"We've transitioned from laboratory innovations to repeatable and massively scaleable processes," he adds. "With Tom, we're moving from an entrepreneurial phase to operational growth... We want to license our materials to fabs and endcustomers worldwide so they can incorporate these into their chip designs."

Early days

Khan founded Akhan Semiconductor back in late 2012, confident that diamond could deliver excellent display glass properties for smartphone screens and optical performance for mirrors and lenses. He was also certain that diamond semiconductors could replace silicon devices and outperform wide bandgap materials, including GaN and SiC.

Partnering with Argonne National Laboratory, Akhan obtained exclusive rights to license the centre's diamond CVD technology, which enabled nanocrystalline diamond film deposition onto wafer materials at temperatures as low as 400 °C. Combined with Akhan's co-doping method – in which devices are doped with phosphorus and nitrogen, and then doped with boron or lithium to engineer atomic distribution – the pairing looked set to fulfil Khan's hopes.

As Argonne Materials Scientist, Anirudha Sumant, said at the time: "This licensing agreement gives us the impact of a one-two punch, in which we combine Akhan's novel process to achieve efficient *n*-type doping in diamond with Argonne's low-temperature diamond deposition technology... This will break

NEWS ANALYSIS I DIAMOND

barriers that restricted the use of diamond thin films in the semiconductor industry to only *p*-type doping."

Fast forward to today and this approach has been a success. Akhan has filed more than 40 patents worldwide, supplied its technology to Lockheed Martin, an unnamed smartphone OEM and other key industry players, and has now demonstrated the manufacture of 300 mm CMOS diamond wafers.

According to Khan: "We've done this using hot filament CVD [widely used to deposit diamond films] and get exceptionally high yield... the rejection rate has been less than 10 percent with wafers being rejected due to edge-to-edge film variability rather than tolerance."

"This is a robust, scaleable process but 300 millimetre is not our maximum size – we can grow diamond on panels even larger than this," he adds.

The company works with an impressive range of substrates, including silicon, glass, fused silica, sapphire, SiC, GaN and other crystalline semiconductor materials, and refractory metals. Devices for automotive applications are being fabricated on either silicon or SiC substrates.

"We have patents and 'trade secret' processes for each material, including how we prepare the material, growth conditions and post-processing," says Khan. "The seed material and chemicals used to functionalise this vary by material type, and also by material thickness, roughness or finish."

As the Akhan founder also points out, the material's crystal size is altered depending on the applications – for example, a large grain polycrystalline material enhances carrier mobility for high-power, high-frequency applications. "We haven't seen the need to develop single crystal [materials] for the applications

we've pursued, as what we are seeing is already so much better than SiC and GaN," he says.

Indeed, along the way, Khan and colleagues have been tracking SiC and GaN developments in the RF power sector, and fabricating MOSFETs, MESFETs, bipolar and CMOS structures that bring unprecedented power densities to this application. "We demonstrated a working diode back in 2013 and are currently deploying technologies with Lockheed Martin... [this includes] a joint effort with our diamondbased electronics and optics on their F-35 platform," highlights Khan.

Performance-wise, Khan says power density of his diamond semiconductors beats that of GaN and SiC, exceeding 40 W/mm, while carrier mobility hits many hundreds of cm² V⁻¹ s⁻¹. Patent detail indicates a monolithically integrated diamond semiconductor to have conduction electrons with a mobility exceeding 770 cm² V⁻¹ s⁻¹ at 300K. "We know it's quite fast in terms of switching," says Khan.

Khan also reckons his devices are cheaper, per dollar/ cm², than the GaN and SiC equivalent. "We only use a very thin layer of diamond – just enough for the active layer," he says. "Then the substrate cost is just silicon – which is cheaper than GaN and SiC."

So what now for Akhan Semiconductor and its diamond electronics? The company has historically delivered materials for aerospace and defence applications, but is now preparing to launch products into automotive applications.

"We've focused on this since 2012... we're ready to start licensing our first technologies, including power inverters, and will have them in the [automotive] market by the 2021 time-frame," says Khan. "Once the revenues are there for the automotive side, I think consumer electronics will be next."



Adam Khan,
 Founder
 of Akhan
 Semiconductor.



COVER STORY I POWER ELECTRONICS



A greener SiC wafer with Smart Cut technology

Smart Cut substrate technology charts a greener, faster and better path for the production of power electronic components

BY OLIVIER BONNIN, ERIC GUIOT, WALTER SCHWARZENBACH AND GONZALO PICUN FROM SOITEC

THIS YEAR has witnessed horrendous flooding in China and central Europe, along with soaring temperatures in north America. So it would appear that climate change is already underway, driven by rising levels of CO₂ emissions. The prevailing view of the scientific community is that this situation is only going to deteriorate, and if the additional rise in temperature is not restricted to below 1.5 °C, our climate will undergo a substantial change.

Key to trimming CO_2 emissions and staying within that limit for a temperature rise is sustainable development, which includes the introduction of greener technologies and processes. The industrial sector, electricity generation and transportation now accounts for about three-quarters of all CO_2 gas emissions. So there is clearly a need to build a better, greener energy ecosystem. This can be realized by making substantial improvements on three fronts: slashing the energy consumed by data-centres, ramping renewable energy production, and accelerating the production of zero emission vehicles (ZEVs).

Within the ZEV sector, efforts must be directed at taking every opportunity to increase the power conversion efficiency, from electrical generation through to the provision of power at the powertrain. To excel in this endeavour, there must be a shift towards the use of greener power electronic components that deliver better performance and are made from more eco-friendly production processes.

Today's incumbents, which are silicon-based components, are operating at their theoretical limit and cannot deliver the additional performance required for the more-efficient, greener systems needed for next-generation ZEVs. There must be a move to widespread adoption of wide bandgap semiconductors, such as SiC, which enable devices that combine higher operating temperatures with faster switching frequencies and higher efficiencies. Powertrains adopting this technology not only excel in efficiency – they are also smaller, lighter, and lower-cost.

Pioneering the uptake of SiC in ZEVs is Tesla. Back in 2017 it started deploying this technology in its Model 3 cars, importing power electronic components from STMicroelectronics. Where Tesla has led, others are sure to follow, creating a massive market for SiC, given that the ZEV market will account for more than half of all vehicle sales by the end of this decade, and all purchases come 2050 (see Figure 1).

Going hand-in-hand with this revolution in transportation, there needs to be a dramatic increase in renewable energy production. Humanity is heading in the right direction, with the installed capacity for producing energy from the sun and the wind expected to increase three-fold by 2040. In both these forms of renewable, the inverter is a key component.

Designers of this component are seeking reductions in volume and weight, alongside an increase in global system efficiency. To accomplish these goals, they will employ simplified bi-directional topologies, enabled by SiC, that handle more than 100 kW.

Hampering efforts to curb CO_2 emission is the rapid growth in the IoT (Internet of Things) and AI (Artificial Intelligence). They contribute to global emissions by digital applications, a sector estimated to account for up to 10 percent of all emissions by 2025, and possibly more than 20 percent by the end of this decade. There is an urgent need for new data centres with smaller CO_2 footprints. One way to realise this is to increase electrical power efficiency. For that, switching to a higher power density by introducing SiC is a valid option.

The Achilles heel of SiC

While SiC has many strengths, production of boules by the conventional technique, physical-vapour transport, requires temperatures of typically 2300°C to 2400 °C – this is far higher than that for silicon, which is grown at 1400 °C to 1500 °C. Additional drawbacks are that it can take a week to grow a SiC boule, and this only yields 40 to 50 wafers.

All these impediments help to explain why today's SiC wafers are up to 50 times the price of silicon equivalents, which are grown in just a few days. The environmental impact of SiC's production process has to be addressed, given that this material offers so much promise in helping to curb global CO_2 emissions.

Insights from Emmanuel Sabonnadière, Soitec's Vice President, Silicon Carbide



Q: What is Soitec's view on engineered substrate technology?

A: For the last thirty years, we have been successfully promoting the benefits and manufacturing engineered substrates in microelectronics. We are now exploring power electronics with a better, faster and greener path,

based on advanced engineered substrates. Silicon carbide is the most promising material for power electronics, especially for the new electrical vehicles market. We are developing an alternative to classic bulk silicon carbide that has a very low environmental budget: Smart Cut silicon carbide. This combines our Smart Cut process, invented decades ago, with SiC materials. This greener technology is perfectly aligned with our efforts over the years at pioneering and leading engineered substrate technology.

Q: Are you increasing production of Smart-Cut silicon carbide?

A: Smart Cut silicon carbide is at the adoption phase, with some key players involved in the new booming electric-vehicle markets. Smart Cut silicon carbide will also find alternative markets, for applications requiring high-efficiency power conversion at 400-800-1200 volts, for powers of 75-150-300 kilowatts and more. We are expecting high single-digit growth over the coming years with our Smart Cut silicon carbide. This will provide us with a strategic diversification from microelectronics to automotive applications.

Q: How much money will you be investing in Smart-Cut silicon carbide production?

A: It depends on the strategic partnerships under construction. However, we estimate that our Capex investment in Smart Cut silicon carbide production over the next five years will be about 20 percent of our total investment over that period. We announced this intention in June at the *Soitec Capital Markets Day* (for details, see: https:// www.soitec.com/media/images/Soitec-CMD_2021.pdf).

COVER STORY | POWER ELECTRONICS

➤ Figure 1. The fast transition towards EVs will be a key factor behind reductions in CO₂ emissions. This transition will be accentuated by governmental regulations on gCO₂/km.



At Soitec of Bernin, France, we have a solution to this problem: a proprietary layer-splitting and waferbonding technology, known as Smart Cut. Applying this to SiC allows a thin, monocrystalline layer of this material to be transferred from a SiC donor substrate to a SiC carrier substrate.

> Soitec's Smart Cut process, developed to reduce costs in the microelectronic industry, is poised to increase the competitiveness and volume of SiC devices.

Our Smart Cut technology is a cost-effective, environmentally friendly manufacturing technology that we employ to fabricate advanced engineered substrates. For more than thirty years we have used this technology to manufacture silicon-oninsulator wafers for microelectronics. Recently, we have also applied this technique to the production of piezoelectric materials and compound semiconductors. The production process that we employ requires two starting wafers, one referred to as the donor and the other the carrier. Preparation

of the donor involves ion implantation, to create a cleavage plan at a defined depth. When preparing our donor and carrier wafers, we take into account surface roughness – minimising this is crucial to realising a higher performance with microelectronics. Our approach is highly eco-friendly, thanks to re-use of the donor wafer more than ten times.

When producing SiC substrates with our Smart Cut technology, we have found that optimisation of the bonding step is crucial for realising high levels of electrical and thermal conductivity. Our investigations have shown that the contribution of the bonding interface to the total substrate electrical resistance is equivalent to that of just a few tens of microns of standard SiC material. After Smart Cut splitting and transfer of a thin slice of SiC from the donor to the carrier substrate, we employ a finishing process that ensures that with polishing and anneal, our newly formed substrate is epi-ready and compatible with SiC device processing. Note that our Smart Cut SiC technology produces wafers with a top layer that is free from basal plane dislocations (see Figures 2 and 3).

Today, Smart Cut technology is used in microelectronics on wafers with diameters up to 300 mm, and we see no barrier to using this approach on larger-diameter SiC wafers. Thanks to this versatility, our Smart Cut SiC technology will accelerate the transition from 150 mm to 200 mm substrates while easing the ramp-up of volumes and securing availability for chip production. Another merit of the Smart Cut process is that for transposition to 200 mm SiC, it will be easier and faster to implement than it is for bulk SiC substrates.

Smart Cut's multiple benefits

There are significant benefits to making SiC devices from a Smart Cut wafer, rather than one produced from bulk SiC (see Figure 4 for a comparison of their construction). One merit is that when producing a device, the Smart Cut SiC substrate already includes the conversion buffer layer. This simplifies the drift epitaxy growth process.

COVER STORY I POWER ELECTRONICS



 Figure 2.
 Soitec has adapted its
 Smart Cut process for the production of SiC.

Another attribute of Smart Cut SiC technology is that it offers an optimized top layer for device fabrication that features advanced physical properties and crystal quality from the SiC donor wafer, and is independent from the carrier material. This makes Smart Cut SiC technology so efficient and interesting for power electronics.

With substrates made from bulk SiC, there is a trade-off between electrical conductivity and crystal defectivity. If the doping level of 4H-SiC is increased, in order to reduce substrate resistivity, crystal defects increase. For *n*-type 4H-SiC wafers, the compromise involves a typical resistivity between 0.015 Ω cm and 0.025 Ω cm.

Thanks to material engineering of the base substrate, Smart Cut SiC decreases electrical resistivity of the substrate by at least a factor of four. This remarkable reduction of resistivity enables a shrinking of MOSFET dimensions by 5-15 percent, depending on device design. Yet another merit is that it might be possible to reduce or even skip wafer backgrinding. These savings on power electronics devices are substantial, enabling Smart Cut SiC technology to be considered as a powerful alternative to bulk SiC.

Additional strengths of Smart Cut SiC wafers are a high surface quality and reduced roughness, thanks to the specific engineering processes applied to the donor substrate and the transferred BPD-free top layer. These improvements drive down the induced epi-grown defect density, leading to a 20 percent increase in the yield of devices with dimensions above 20 mm².

In short, the disruptive approach of Smart Cut SiC technology lies in reusing, more than 10 times, a donor that is free from basal plane dislocations, and the provision of an ultra-smooth top layer on top of a low-resistivity receiver. As re-use allows a ten-fold increase in the number of dies produced, compared to a bulk SiC wafer, the introduction of Smart Cut SiC alleviates the supply chain, while reducing the environmental impact of producing boules.



> Figure 3. Pictures of bulk SiC (left), Smart Cut SiC (centre), and Smart Cut SiC with devices (right).

COVER STORY | POWER ELECTRONICS



Figure 4. A comparison of Smart Cut SiC and bulk SiC for SiC device fabrication.

Building better devices

Through collaboration with major European industrial and research and technology partners, we have fabricated junction barrier Schottky (JBS) diodes on our first-generation of Smart Cut SiC substrates, using a 20 m Ω cm resistivity carrier substrate. Electrical measurements on these devices reveal a performance equivalent to that of JBS diodes prepared on a reference bulk SiC wafer, which has been issued from the same batch of Smart Cut SiC donor (see Figure 5, left). Based on this result, it is clear that Smart Cut SiC wafers can fully replace bulk SiC for manufacturing power electronics devices.

We have modelled the transfer characteristics of this JBS diode, prepared on our Smart Cut SiC substrate. For this work, we considered the contributions of the measured electrical characteristics from the bonding interface and from the alternative, low-resistivity SiC carrier substrate. Calculations indicate that at a voltage of around 1.4 V, the current rating of this JBS diode increases by 20 percent (see Figure 5, right). This benefit will aid designers of power electronics components. They can design a product with a higher current rating, while keeping their existing design and technology; or they can shrink the total die area by more than 15 percent. As well as reducing die cost, the latter cuts switching losses by 10 percent, thanks to a reduced gate surface.

Cutting carbon footprints

When considering the environmental impact of the life cycle of power electronic devices, from raw materials preparation up to final components usage,

60 60 SmartCut SiC 1 (Measured) 50 50 SmartCut SiC 2 (Measured) ('n'¥) 40 Forward current (A.U.) 05 05 05 Bulk SiC (Measured) current 30 Forward 20 10 10 0 0 0.4 0.8 1.8 0.2 0 0.2 0.6 1 1.2 1.4 1.6 0 Forward voltage (V)

the benefits of Smart Cut SiC technology are: a lower energy budget for SiC, thanks to multiple reuse of bulk SiC donors; and the adoption of a low resistivity handle wafer from a simpler, lower-energy manufacturing process. Note that the carrier substrate can be fabricated at lower temperatures – that is, below 1500 °C – with processing taking just one or two days. The upshot is an energy consumption close to that required to prepare a silicon wafer, which is a major breakthrough for SiC.

Using our Smart Cut SiC technology, 500 epi-ready wafers can be produced from SiC boules that yield 40-50 wafers with today's conventional SiC technology. This hike in efficiency by an order of magnitude is a great contributor to reducing the overall carbon footprint of SiC technology, which has a high environmental budget associated with SiC boule production.

As electric vehicle production soars throughout this decade, our technology will come to the fore by offering a reliable, disruptive alternative to bulk SiC that is currently utilized for the most advanced powertrain inverters.

The transformation of the automotive industry to more eco-friendly vehicles will include the implementation of evermore advanced SiC technology, which will be aided by the adoption of our Smart Cut SiC, a technology that improves performance and drastically cuts the carbon footprint associated with substrate production.



➤ Figure 5. Smart Cut SiC substrate performance.

RF

GaN HEMT 5G Infrastructure Radar, EW/ECM, & SATCOM

GaAs HBT / pHEMT / BiHEMT

5G Smartphones & Infrastructure WiFi6 Hotspots, GPS & IoT

SiGe HBT

5G Smartphones WiFi6, Bluetooth, GPS & IoT

THE GLOBAL LEADER IN EPIWAFER SUPPLY

Enabling the Best RF, Photonics & Power Semiconductors

'One-stop-shop' for III-V & Silicon epiwafer products

2" to 6" epitaxy ready substrates & polycrystalline materials

Multiple manufacturing sites; Europe, Asia & America

Leveraging 30+ years of compound semiconductor IP

Custom engineered structures; R&D to production volumes

EUROPE: +4 AMERICAS: + APAC: + ALL INQUIRIES: s

+44 2920 839 400 +1 508 824 6696 +886 3 579 8181 sales@igep.com

PHOTONICS

InP Laser & Detector Optical Comms & Data Centres SW IR Imaging

GaSb Laser & Detector MW-LW IR imaging Biometrics

> GaAs VCSEL 3D Sensing & LiDAR Datacoms

POWER

GaN on Si HEMT GaN on GaN Electric Vehicle Systems Power Conversion & Storage

GaAs Multi-Junction Solar High Efficiency Terrestrial CPV & Space PV

> GaN LED & Laser MicroLED Display & AR/VR UV Sterilisation



www.iqep.com

OPINION I EPITAXY



Germanium:

A surprisingly strong substrate for GaAs-based optoelectronics

Thanks to a lattice constant that sits between that of GaAs and AlGaAs, germanium is the ideal substrate for high-volume production of VCSELs and red-emitting microLEDs

BY BENDIX DE MEULEMEESTER FROM UMICORE

WHEN YOU THINK of heteroepitaxy – that is, the growth of one material system on another – you'll probably think of GaN. When grown on sapphire, GaN has enabled the production of numerous LEDs; when deposited on SiC, it has set a new benchmark for power densities in the RF; and when paired with silicon, it has tremendous promise to revolutionise power electronics operating below 1 kV.

However, the growth of GaN on foreign substrates is not the first major success story for heteroepitaxy. The breaking of new ground actually occurred in the satellite industry, which in the 1990s switched from silicon cells to those based on triple-junctions to boost efficiency. By 1997, lattice-matched triple-junction

OPINION I EPITAXY

> G	ermanium's
prop	perties are
very	/ similar to
GaA	S

Property	Silicon	GaAs	Germanium
Crystal structure \rightarrow	Diamond	Zincblende	Diamond
Density (g/cm ³)	2.33	5.32	5.33
Lattice constant (A)	5.430	5.653	5.658
Bandgap energy at 300K (eV)	1.12	1.42	0.66
Electron mobility (cm²/V-s)	1350	8500	3900
Hole mobility (cm²/V-s)	480	400	1900
Melting point (°C)	1415	1238	937
Thermal expansion (1/°C)	2.6 10 ⁻⁶	5.7 10 ⁻⁶	5.9 10⁻ ⁶
Thermal conductivity (W/cm°C)	1.3	0.55	0.58
Fracture toughness (MPa.m ^{1/2})	0.8	0.31	0.66 – 0.72

cells grown on germanium substrates led the way, because those built on GaAs were too brittle to survive the harsh rocket launch. So great is the strength of germanium that in this brutal environment cells could be lightened without scarifying robustness by trimming the thickness of the 150 mm substrates from 675 μ m to 225 μ m.

Like its cousin silicon, germanium can be grown from the melt to yield large substrates that are without dislocations. As processing costs do not scale with surface area, the use of substrates 200 mm or 300 mm in diameter helps to drive down production costs. Due to the high level of maturity and low cost of silicon, many have dreamed of growing GaAs-based devices on this substrate.

However, despite 40 years of effort, little progress has been made. It is incredibly challenging to form high quality layers, due to substantial differences in both the lattice mismatch and the thermal expansion coefficient. Fortunately, with germanium it is a very different state of affairs: the thermal coefficients of expansion are very similar; and GaAs, as well as AlGaAs, can be lattice matched to germanium.

The default position within our industry is that when it comes to the manufacture of small-surface devices, if native substrates are available, they are employed. This only tends to be questioned when the issue is cost, with GaN LEDs offering a primary example. For this reason, there has not been a sufficiently large incentive to switch from GaAs substrates to germanium variants for the production of GaAsbased photonics. But this is set to change, now that the manufacture of VCSELs and microLEDs is transitioning to larger volumes.

VCSEL volumes

Around the turn to the century, sales of VCSELs started to take off, due to increased deployment in multi-mode optical fibre links serving datacentres. Thanks to the incredibly small dimensions of the VCSEL, a hundred thousand can come from a single 100 mm wafer. This means that the datacoms sector is not a large volume business for the VCSEL, and it is completely justifiable to produce this class of laser on 50 mm and 75 mm GaAs substrates.

In 2017, the game changed when Apple launched a new generation of iPhone featuring VCSEL-based FaceID identification.



> Germanium can be strain balanced with VCSEL GaAs/AlGaAs DBR structures

OPINION I EPITAXY



This innovation enabled makers of VCSELs to now enjoy far higher volumes, partly because they were finally tapping into a large consumer business. The facial recognition technology also drove up volumes, because rather than requiring a single VCSEL, smartphones needed a large-area VCSEL dot projector array. With only 4,000 VCSEL arrays fitting on a 100 mm wafer, a 100 mm line is no longer competitive. Yet another consideration is that the VCSEL arrays required a combination of a very low resistivity, to carry the current through the substrate; and a low density of dislocations, to ensure a reliable device and manufacturing yield – both of these are difficult requirements for a GaAs substrate.

There are only a few companies, IQE being one of them, that have the capability to grow the epistructures for the VCSEL on 150 mm GaAs substrates with sufficient yield. It is not easy to control the growth conditions so that the wavelength of the laser's active region matches the reflectivity sweet spot of the distributed Bragg reflector (DBR) over a high proportion of the wafer. And even if this is accomplished, there are still homogeneity issues and device processing yield losses, along with significant bow, stemming from the GaAs/AIGaAs DBR structure.

At IQE's epi fab in Cardiff, UK, engineers have spent several years investigating the growth of GaAs epilayers on germanium substrates produced by our facility at Umicore in Belgium. The merits of switching to germanium are not limited to those already described – namely the availability of substrates with no dislocations and a diameter of 200 mm or more, and the opportunity for strain-balancing – and extend to include the ease of recycling, competitive pricing and non-toxicity. So successful were the trials by IQE's engineers, beginning in 2018, that last year the company started to commercialise its GaAs-on-germanium VCSELs.

Despite tremendous success at IQE, we are under no illusion that it will be easy to convince the VCSEL 3D industry of the cost and performance benefits of germanium. We know that we will have to work hard to support the transition all the way to consumer devices. History attests to plenty of examples of failed introductions of a disruptive technology. However, with the germanium VCSEL, the case is compelling, and we are in no doubt that this transition will take place.

For those that invest in the germanium VCSEL, the rewards reaped are not limited to the fortunes of facial recognition. That's because the 3D sensing solutions developed for these high-end phones are already finding their ways in other markets. For example, there are many opportunities associated with robots that are spatially aware – they could serve in the automotive industry, as well as in a plethora of other devices in industry and consumer markets. Affirming this promise, according to the French market analyst Yole Développement, the 3D sensing industry is projected to grow by more than 50 percent over the next five years. And as volumes grow, only the best-performing, most cost-competitive solution will prevail.

Cost is also a primary concern for developers of microLED displays. This sector is still in its infancy, with consolidation yet to take place and a wide variety of microLED technologies still in development. At this stage, it is difficult to foresee which technologies will kick on and dominate direct-view and micro-displays. But it is clear that InGaN and AlGaInP LEDs will both play their part. For the latter – and also to the resonant-cavity LED architectures – germanium wafers provide the same key benefits that they do to the VCSEL. What's more, the opportunity to process 200 mm germanium-based wafers in 200 mm silicon lines could also play a major role in driving down the cost of microLED displays.

With so many merits, it is beyond question that the germanium substrate will play a bigger role in optoelectronic devices based on GaAs. Progress has been hampered by a fixation on homoepitaxy, but the floodgates are starting to open.

For those that invest in the germanium VCSEL, the rewards reaped are not limited to the fortunes of facial recognition. That's because the 3D sensing solutions developed for these high-end phones are already finding their ways in other markets

Leading the way in PVD solutions for GaN & SiC processing

LAYERS Read more in LAYERS 6 Order your copy now



From wireless communication to power device applications, Evatec delivers thin film production platforms and process know how for high performance devices built on wide band gap materials like GaN and SiC.

To find out more about the low damage metallization and TCO deposition processes available on Evatec production platforms why not contact your local Evatec office at https://evatecnet.com/about-us/sales-service

ADVANCED PACKAGING • SEMICONDUCTOR • OPTOELECTRONICS • PHOTONICS • THE THIN FILM POWERHOUSE www.evatecnet.com



We deliver the highest grade materials, a stable supply chain, thoroughly characterized and inspected products, allowing for fulfillment of compound semiconductor needs of customers around the world.



USA: 408-708-8000 HQ: +86-592-6300505

IATF 16949:2016 | ISO 9001:2015 | ISO 27001:2013



Efficient blue and green VCSELs

Record-breaking efficiencies strengthen the credentials of blue and green GaN-based VCSELs for serving in full-colour projectors for augmentedreality glasses

BY KENICHI TERAO, HITOSHI NAGAI, DAISUKE MORITA, SHINGO MASUI, TOMOYA YANAMOTO AND SHIN-ICHI NAGAHAMA FROM NICHIA CORPORATION

SERVING IN DISPLAYS, GaN-based laser diodes have had tremendous success. Their triumphs come from their many advantages over conventional lamps and LEDs, which include: a wide colour reproduction, a high power, a high luminance, a small spot size, and a high modulation speed. Today, watt-class blue and green GaN-based edge-emitting laser diodes are commercially available, primarily used in laser projectors and laser TVs.

At present, there is also increasing demand for a low-power laser, to be deployed in augmented-reality (AR) smart glasses. Such glasses may feature a retinal scanning display, with red, green and blue beams of light guided by a scanning MEMS mirror to project an image directly into the eye. To ensure eye safety, lasers that provide these beams of light must have a low optical output, making milliwatt-class lasers most suitable for this application.

One promising candidate for the light source of a retinal scanning display is the VCSEL. Compared to its edge-emitting cousin, it is better suited, thanks to a lower threshold current and a lower output power.

The lower threshold current, which benefits AR glasses by reducing power consumption and lengthening battery life, comes from a smaller



Figure 1. Nichia's singlemode blue and green VCSEL chips pair a dielectric DBR with one based on nitrides.

emission volume. In a single transverse-mode VCSEL, the aperture diameter is typically 5 μ m and the active layer thickness around 20 nm, resulting in an emission volume of 0.4 μ m³. In comparison, typical single transverse-mode edge-emitting lasers have an emission volume that's an order of magnitude higher (for a device with a cavity length of 200 μ m, a 2 μ m ridge width, and a 10 nm active layer thickness, the emission volume is 4 μ m³).

The other great virtue, the lower output power, results from peak power saturation. This condition, due to self-heating, ensures eye safety when using VCSELs for retinal displays.

From red to green and blue

Today, commercially available AllnGaP-based red

VCSELs are well-established products; but their GaNbased blue and green variants lag behind, and are still under development. However, they are catching up, with efforts in the labs motivated by seeing them deployed in full-colour projectors for AR glasses.

At Nichia of Japan, we have a rich history in the development of the GaN-based VCSEL. Back in 2008 we reported the first demonstration of room-temperature CW lasing of violet GaN-based VCSELs by current injection. Building on this, by 2011 we had extended this to a blue version operating in the same manner, and a pulsed-driven green variant.

There is no doubt that these studies have made a substantial contribution to the subsequent development of GaN-based VCSELs; but the



Figure 2. (a) Current-light (I-L) and current-voltage (I-V) characteristics of Nichia's blue VCSEL under CW operation at 25 °C. (b) Benchmarking the maximum wall-plug efficiency and the threshold current of blue VCSELs reported by several groups. [1] D. Kasahara *et al.* Appl. Phys. Express 4 072103 (2011) [2] M. Kuramoto *et al.* Appl. Phys. Lett. 112 111104 (2018) [3] M. Kuramoto *et al.* Appl. Phys. Express 11 112101 (2018) [4] M. Kuramoto *et al.* Appl. Phys. Lett. 115 041101 (2019) [5] M. Kuramoto *et al.* Appl. Phys. Express 13 082005 (2020) [6] T. Hamaguchi *et al.* Phys. Status Solidi A 213 1170 (2016) [7] T. Hamaguchi *et al.* Jpn. J. Appl. Phys. 58 SC0806 (2019) [8] J. A. Kearns *et al.* Optics express 27 23707 (2019).



Figure 3. (a) Near-field patterns of Nichia's blue VCSEL emitted from the AlInN/GaN DBR side under 3 mA CW operation at 25° C. (b) The emission spectra under 1 mA, 3 mA and 5 mA CW operation at 25° C. Note that the vertical axis has some offset for clarity. The red-shift of the peak wavelength is due to the refractive index change by self-heating.

fabrication process adopted at that time had a problem, making it incompatible with mass production. Our first generation of VCSELs featured a pair of dielectric distributed Bragg reflectors (DBRs) for the mirrors, with wafer polishing required to remove the GaN substrate and form the cavity, typically around 1 μ m-thick. This cavity's thickness must be controlled to an accuracy on the nanometre scale, a requirement that is incredibly challenging by polishing, due to the instability of the polishing rate. Insufficient control of the cavity thickness led to unstable characteristics and hampered yield.

Different DBRs

To avoid this problem, more recently we have turned to a design that pairs a dielectric top mirror with a bottom mirror based on an epitaxially grown



Figure 4. Lifetime test results of Nichia's blue VCSEL chips under an automatic power control of 0.6 mW CW operation at a case temperature of 25 °C. Operating current is normalized by its initial value. Al_{0.8}In_{0.2}N/GaN DBR (see Figure 1). This is a similar approach to that taken by other groups, where researchers have investigated other combinations of nitride-based epitaxial DBRs, including AlGaN and GaN, and AlN and GaN. We prefer Al_{0.8}In_{0.2}N and GaN, because this lattice-matched pairing ensures defectfree, highly reflective mirrors.

We incorporate the $AI_{0.8}In_{0.2}N/GaN$ mirror into our design by taking a GaN substrate and growing, by MOCVD, a DBR and a cavity, consisting of *p-i-n* layers. This approach is far simpler than wafer polishing, and enables greater control over the cavity length. In addition, this method is more suited to mass production of this class of VCSEL.

During the past decade several papers have detailed studies of blue VCSELs with an AllnN/GaN DBR. Progress has been made, but until our recent breakthrough, the threshold current remained high, exceeding 1 mA. Another limitation that we have addressed is the lack of a green VCSEL with AllnN/GaN DBRs. Our latest generation of VCSELs overcome these shortcomings, thanks to optimised epitaxial layers and device structures. Our blue and green VCSELs provide milliwatt-class optical output power and recording-breaking wall-plug efficiencies.

Fabrication of our VCSELs began by taking 2-inch *c*-plane free-standing GaN substrates, loading them into an MOCVD reactor, and depositing an epitaxial stack that included an Al_{0.8}In_{0.2}N/GaN epitaxial DBR, *n*-type, active and *p*-type layers.

We defined a circular current-confinement region by passivating the *p*-GaN surface and depositing an indium tin oxide transparent electrode. One merit of this current-confinement structure is that it enhances

the current density of the aperture area, and in turn reduces the threshold current required for laser oscillation – this can be obtained with a relatively small current of around 1 mA.

After forming the aperture, we added a *p*-pad, *n*-electrode, an Nb₂O₅ spacer layer and a SiO₂/Nb₂O₅ dielectric DBR. This resulted in a 4.5 λ cavity length, which is short enough for single longitudinal mode lasing. Note that for a 4.5 λ cavity, longitudinal mode spacing is several tens of nanometres, which is wider than the gain spectrum width of the active layer and the stopband width of the AllnN/GaN epitaxial DBRs.

Final steps in our fabrication process involved: polishing the back surface of the GaN substrate; adding an anti-reflection coating; and dicing and mounting VCSEL chips on a heatsink, using a junction-down method in a TO-CAN package to suppress thermal resistance.

Highly efficient blues...

To evaluate our VCSELs' optical output power, we have monitored the emission from the AllnN/GaN DBR side, because the reflectivity of the AllnN/GaN DBR is lower than that of the SiO₂/Nb₂O₅ dielectric DBR. Measurements reveal that the threshold current for our single-mode blue VCSEL is 0.40 mA ($J_{th} = 3.2$ kA cm²) and the threshold voltage is 3.75 V. Both these values are quite low for blue VCSELs. Optical output power is milliwatt-class (see Figure 2 (a)), and benchmarking shows that our VCSEL breaks new ground for wall-plug efficiency, 13.6 percent at 2.6 mA (see Figure 2 (b)).

These VCSELs show single-mode lasing. Near-field patterns reveal a fundamental transverse mode $(LP_{0,1} \text{ mode})$, maintained up to at least 7 mA (see Figure 3(a)). This stable single transverse mode may be suitable for AR glass applications. Measurements of emission spectra under a range of forward currents show a single peak in the blue (see Figure 3(b)),



> Figure 5. Threshold current mapping of a 2-inch wafer. Some blank lines correspond to test element group (TEG) areas, where a VCSEL chip was not fabricated.

indicating that our VCSEL lases with a single-transverse and a single-longitudinal mode.

For the majority of GaN-based VCSELs, operating current density is several tens of kA cm⁻², exceeding that for an edge-emitting laser. The high current density hampers the reliability of GaN-based VCSELs. So great is this issue that most studies don't even report reliability studies. For our devices, thanks to a relatively low operating current density, results of lifetime tests are very encouraging. When driven in CW mode under an automatic power control of 0.6 mW at 25 °C, these devices deliver a stable output for 1000 hours (see Figure 4).

Another encouraging aspect of our work is the high yield. To oscillate a VCSEL, the resonant wavelength must be included within the part of the stopband of



Figure 6. (a) The emission spectrum of Nichia's green VCSEL under 4.8 mA CW operation at a case temperature of 25° C.
 (b) Current-light (I-L) and current-voltage (I-V) characteristics of Nichia's green VCSEL under CW operation at 25° C.

Figure 7. Near-field patterns of Nichia's green VCSEL emitted from the AllnN/GaN DBR side under 6.5 mA CW operation at 25 °C.



the DBR where reflectivity exceeds 99 percent. For an AllnN/GaN epitaxial DBR, stopband width is relatively narrow compared with that of a dielectric DBR, such as a SiO_2/Nb_2O_5 DBR. Consequently, it is critical to control the thickness and composition of an AllnN/GaN DBR, to ensure that the stopband range is stable. By optimizing growth conditions for our AllnN/GaN epitaxial DBR and customizing our MOCVD system, we have excelled on this front, recording a high yield for our blue VCSEL chips.

One yardstick for evaluating yield is the threshold current. We have mapped this over a 2-inch wafer, considering only a region inside a circle with a 44 mm diameter (see Figure 5). This criterion reflects the instability in photolithographic patterning at the edge of the wafer. With this methodology, we calculate an effective area of over 90 percent at the average threshold current of 1 mA. This suggests that our fabrication process for making blue VCSELs with an AllnN/GaN DBR meets mass-production requirements.

... and milliwatt-class greens

Developing a green VCSEL is a more challenging than its blue cousin. One obstacle is the degradation of the quantum well at a higher indium content, and another is the decrease of optical gain in the long-wavelength region, associated with the quantum-confined Stark effect. As well as our earlier report of green VCSEL lasing, there are those from Sony and Xiamen University. All those efforts only realised a low optical power – ranging from several microwatts to several tens of microwatts – while the threshold voltage remained high. With the wall-plug efficiency is pegged back to below 0.1 percent, practical use of green VCSELs in commercial applications is unlikely.

Our latest work has broken the shackles, realising high-performance single-mode green VCSELs. For those lasing at 514.9 nm, forward current is 4.8 mA under CW operation at 25 °C (see Figure 6(a)). These devices emit a single peak, a hallmark of singlelongitudinal and single-transverse mode operation. For these green-emitting sources, the threshold current is 2.8 mA ($J_{th} = 14.3$ kA cm⁻²), the threshold voltage 5.02 V (see Figure 6(b)), and the maximum output power over 1.5 mW – that is more than an order of magnitude higher than that of previously reported green VCSELs. Wall-plug efficiency peaks at 3.7 percent at 7 mA. This efficiency is the highest ever reported for nitride green VCSELs. Near-field patterns for our green VCSEL, shown in Figure 7, show the fundamental transverse mode (LP₀₁ mode).

The portfolio of results obtained on our blue and green VCSEL highlight the tremendous progress we have made with these devices. Two of their greatest assets are their milliwatt-class output powers and their record-breaking wall-plug efficiencies. These devices also have great commercial promise, thanks to a fabrication process that does not require extra process steps for cavity thickness control. We expect that our success will enhance the feasibility of fullcolour projectors formed from red, green and blue VCSELs.

Tasks for the future include increasing the wall-plug efficiency, which is still low compared with nitride edge-emitting lasers, and extending the emission of the green VCSEL to longer wavelengths, which will enables a wide colour gamut. Such efforts fit into our overarching plan of continuing to refine blue and green VCSELs, so that they can serve in many applications.

FURTHER READING

- K. Terao et al. "Blue and green GaN-based vertical-cavity surface-emitting lasers with AlInN/GaN DBR", Proc. SPIE 11686, Gallium Nitride Materials and Devices XVI, 2021
- D. Kasahara et al. "Pure Green 529 nm Room-Temperature Lasing of GaN-Based Vertical-Cavity Surface-Emitting Laser by Current Injection," The 1st Laser Display Conference (LDC'12), Yokohama, Japan, Apr. 26 - Apr. 27, 2012
- > D. Kasahara et al. Applied Physics Express 4 072103 (2011)
- K. Omae et al. Applied Physics Express 2 052101 (2009)
- > Y. Higuchi et al. Applied Physics Express 1 121102 (2008)



OCTOPLUS 300

MBE System for the University of Nebraska-Lincoln



III/V-Reclaim GaAs



The most cost effective method to excellent quality.

"Now offering Germanium Reclaim"

III/V-Reclaim

Wald 10 84568 Pleiskirchen / Germany Telefon: +(49) 8728-911093 Telefax: +(49) 8728-911156 E-Mail: sales@35reclaim.com Internet: www.35reclaim.com

- We recycle your
 GaAs and InP wafer
 (all formats and sizes)
- One and double side polished wafer
- Best surface quality for direct use in Epitaxy
- Backside thinning of fully structured wafer
- \bigcirc Thin wafer (60 μ m)
- Single wafer processing possible
- We buy used wafer and sell recycled wafer



VCSELs: Switching the substrate

Germanium trumps GaAs as the best substrate for the VCSEL, thanks to improved lattice engineering that trims bow and warp

BY ANDREW JOHNSON FROM IQE

ONE OF OUR INDUSTRY'S GOLDEN RULES is that whenever possible, you should grow your device on a lattice matched native substrate. Following that advice, the best InP devices are produced on InP substrates, and the vast majority of GaAs-based devices have been manufactured on a GaAs foundation. To service these requirements, a large supply chain infrastructure has evolved over the past 30 years.

Most golden rules have exceptions, and in our industry they are found with GaN. Due to the absence of affordable large-area GaN substrates, producers of GaN-based LEDs manufacture these emitters on sapphire.

There's now another exception to this rule of employing a native substrate, and in this case it will raise a few eyebrows – it's the use of a foreign substrate for the GaAs-based VCSEL. Why is this appropriate? Well, due to increased demand for this class of laser for 3D sensing applications, there has been a shift in production from 75 mm to 150 mm



> Figure 1. Mapping 980 nm VCSEL epiwafers with a Flatscan Optical 3D Surface Profilometer reveals that switching the substrate from GaAs (shown on the right) to germanium (on the left) leads to far flatter wafers. For the VCSEL structure grown on GaAs, the wafer has a convex distortion, with a peak-to-valley distance of around 227 μm. In comparison, when the same epistack is grown on germanium, it produces a peak-to-valley variation of less than 25 μm. Note the difference in the vertical scales on the two graphs.

GaAs substrates, with the introduction of the larger diameters exacerbating bow and warp to the extent that distortions typically exceed 200 μ m. Such a significant bow and warp stems from the small lattice mismatch between the GaAs substrate and the AlGaAs constituents of the thick VCSEL DBR layers, which combine to create a net compressive strain in the epistack. Due to a total epilayer thickness that tends to exceed 10 μ m, there is significant strain across the full epitaxial structure, causing distortions to the epiwafer.

Deformed epiwafers are a major impediment to highvolume, high-yield production. Extreme bow and warp lead to a higher VCSEL chip cost, associated with increased yield loss and additional processing steps, employed to try and flatten the wafer. What's more, characterisation of the epiwafer is more challenging when it's not flat; and the strain within the structure can lead directly to the formation of crystallographic dislocations and defects. These imperfections have a deleterious effect on device performance, yield and reliability.

At IQE's fab in Cardiff, UK, our engineers have tackled these issues by developing a process for growing 940 nm, GaAs-based VCSELs on germanium substrates. Our patented technology, known as IQGeVCSEL, overcomes many of the downsides of the conventional architecture, thanks to a lattice parameter that sits almost midway between those of GaAs and AIAs. By substituting germanium for GaAs, we virtually eliminate strain, the root cause of bow and warp.

Merits of the switch to germanium are not limited to minimising bow and warp. As germanium is mechanically more robust than GaAs, there are fewer wafer breakages during manufacture, and the wafers can be much thinner (note that 150 mm diameter germanium substrates for multi-junction solar cells are typically around 230 μ m-thick, compared with

a thickness of 670 μ m for GaAs substrates of the same diameter that are used for making VCSELs). In addition, germanium wafers are readily available in diameters of 150 mm and 200 mm; they are dislocation free, so result in a higher VCSEL chip yield and better device reliability; and their use permits the growth of thicker DBR mirrors, used in longer-wavelength VCSELs that could serve in emerging markets. Yet another attribute of germanium is its extant market, with hundreds of thousands of large-diameter germanium wafers produced every year for makers of solar cells for space.

In the remainder of this article we describe generic designs of VCSEL epiwafers that are grown by MOCVD at our fab and target lasing at 940 nm and 980 nm. Due to the longer wavelength, the 980 nm variant demands additional thickness in the DBR mirrors that clad the active region. The thicker mirrors typically exacerbate the wafer bow issue seen on



➤ Figure 2. X-ray topography uncovers imperfections in the VCSEL structure grown on GaAs (right), not present in germanium (left). Blue and red rings highligh crystalline slip and bulk dislocations, respectively. There are annular features on the GaAs wafer, due to strain associated with doping striations. There is very heavy silicon doping in these substrates, incorporated to reduce bulk dislocation densities. The extended vertical lines, which are XRT measurement artefacts, are not associated with bulk or epitaxial material quality.



➤ Figure 3. Wafer maps of the Fabry-Pérot dip parameter show that for the 940 nm VCSEL structure, the standard deviation for this figure of merit is more than three times lower when the substrate is germanium (left), rather than GaAs (right). Note that the standard deviation is ringed in red.

GaAs substrates. We also included the 940 nm variant, our generic high-power design, so that we can compare the performance of processed VCSEL chips produced on germanium and GaAs substrates.

For both architectures, our engineers produced VCSEL epiwafers with the same structure and growth recipe on *n*-type 150 mm GaAs and germanium substrates. Germanium wafers were supplied by Umicore Electro-Optical Materials in Olen, Belgium, the leading global supplier of germanium wafers. The 940 nm and 980 nm VCSEL structures were produced on both types of substrate in the same epi-reactor, using the same growth recipe, and generally in consecutive growth runs. We adopted this approach to remove as much variability from the growths as possible, and enable a true like-for-like comparison of the structures.

When growing III-Vs on germanium, initial nucleation differs from that on a GaAs substrate. As germanium is a group IV semiconductor, there is the possibility that it will act as a dopant in the III-V material. We are well aware of this concern and we know how to address it, thanks to many years of expertise in growing multijunction solar cells on germanium substrates. We also have patent IP in this area.

Following the growth of a range of VCSEL epiwafers, our team has scrutinized this material with a variety of techniques to evaluate wafers, including wafer bow, surfscan, X-ray diffraction, X-ray topography, photoluminescence and reflectivity. After this, we shipped our wafers to a fabrication partner at the Industrial Technology Research Institute (ITRI) in Taiwan, where VCSELs were produced from this material, allowing comparisons of device performance.

Confirmation by characterisation

So promising is the use of the germanium substrate that even the first growth of 980 nm VCSELs on this foundation demonstrated its inherent advantages. Wafer-bow measurements with a Flatscan Optical 3D Surface Profilometer, the 3D200, showed that VCSELs grown on GaAs have a total warp in excess of 225 μ m,

We find it incredibly encouraging that VCSELs grown on germanium are at least a match for those on GaAs. These superior results have been realised by simply switching GaAs for germanium, and making minimal adjustments.
INDUSTRY I LASERS



▶ Figure 4. There is minimal difference in the VCSEL reflectivity curves for identical 980 nm structures grown on germanium (left) and GaAs (right) substrates.

stemming from the residual compressive strain embedded within the epitaxial stack (see Figure 1). For the equivalent structure grown on germanium, a 'saddle' profile is observed, with a vertical distortion of the wafer of about 25 μ m – that's roughly an order of magnitude lower than that of the GaAs substrate.

Full wafer X-ray topography highlighted another benefit of the germanium substrate. Structures grown on GaAs exhibit vertical and horizontal slip lines associated with thermal and mechanical stress at the wafer perimeter. These lines, resulting from the epitaxial strain inherent in the VCSEL design on GaAs substrates, propagate from the wafer edge and hamper VCSEL performance, yield and reliability (see Figure 2, which highlights a typical example of slip). When the same VCSEL design is grown on germanium no slip lines exist, nor any bulk dislocations.

Insights into the optical properties of the epiwafers have been provided by reflectivity maps. Profiles of the Fabry-Pérot dip parameter across the 940 nm VCSEL epiwafers are far more uniform when the underlying substrate is germanium (see Figure 3). Such a result shows that germanium has significant benefits, given that our team at IQE has devoted many years to optimising the MOCVD process on GaAs to take into account the inherent bow in GaAs epiwafers, and that the same epitaxial process has been used for growth on both types of substrate. One can expect further gains in uniformity on germanium substrates by refining the process for this foundation, so that it accounts for lower wafer distortion and a different temperature profile.

For the 980 nm VCSEL structures, we have compared spectral charts at the wafer centre (see Figure 4). In this case, spectra obtained for VCSELs grown on GaAs and germanium are to all intents and purposes identical. Usual reflectivity parameters – such as Fabry-Pérot dip, stop-band width and stop-band height – are the same, within experimental error. These findings offer additional confirmation of the

promise of replacing GaAs with germanium when producing VCSELs.

Proven performance

The superiorities unveiled in characterisation are of little benefit unless they go hand-in-hand with improved performance. To see if that is the case, our partner at ITRI has taken our epiwafers and fabricated 940 nm VCSELs with 8 μ m apertures. Note that the purpose of this investigation is not to demonstrate



➤ Figure 5. Light-current-power (L-I-V) and powercurrent curves for 940 nm VCSELs with an 8 µm aperture size, grown on germanium (blue) and GaAs (red) substrates. In general, the performance of VCSELs grown on germanium outperforms that for equivalent devices grown on GaAs.

INDUSTRY I LASERS

state of the art VCSEL performance, but make a direct comparison between the two types of VCSEL, while minimising the number of variables. Plots have been made of light-current-voltage characteristics, along with power and power-conversion-efficiency as a function of drive current (see Figure 5). These graphs indicate that VCSELs produced on a germanium substrate outperform those grown on GaAs.

We find it incredibly encouraging that VCSELs grown on germanium are at least a match for those on GaAs. These superior results have been realised by simply switching GaAs for germanium, and making minimal adjustments. One wonders how much better the performance of the VCSEL on germanium can be once the manufacturing process is tuned to specifically meet the needs of the germanium substrate. Having demonstrated great performance on germanium wafers, we are now offering this as a commercial product. We are also continuing to drive the technology forward, with work already underway on generating full 150 mm wafer maps of VCSELs on germanium substrates. This study aims to provide wafer-scale yield and reliability data, alongside measurements at elevated operating temperatures.

Additional goals are to trim the thickness and cost of the germanium substrates, and beyond that, to demonstrate this technology on 200 mm diameter

		GaAs	Ge
Threshold current I _{th} (mA)		1.4	1.2
Slope efficiency (W/A)		0.66	1.04
Resistanc	e (Ω)	45	48
Peak	Max	15.22	19.53
Power	@12 mA	5.62	11.4
(mW)	@10 mA	4.12	9.36
PCE (%)		20.87	35.79

> Table 1. According to a summary of standard VCSEL characteristics realised on the best-performing 940 nm devices grown on GaAs and germanium substrates, switching to a non-native substrate improves some characteristics, while making little impact on others.

germanium wafers that are already freely available. Success on all these fronts represent key milestones on the roadmap for reducing the manufacturing cost of the VCSEL and increasing its production yield.

FURTHER READING

- M. Olson et al. 'Structure of Ge(100) surfaces for high-efficiency photovoltaic applications' in proceedings of 'World conference and exhibition on photovoltaic solar energy conversion', Vienna (Austria), 6-10 Jul 1998; https://www.osti.gov/biblio/305645
- G. Timò et al. 'Bottom cell growth aspects for triple junction InGaP/(In)GaAs/Ge solar cells'; Crystal Research and Technology 40 1043 (2005)
- > US Patent 10,367,107 B



3 EVENTS 2 DAYS 1 TICKET

PIC INTERNATIONAL CONFERENCE www.picinternational.net

Creating and strengthening links between chipmakers and network builders

www.picinternational.net

One ticket gives you access to a 2 day event which will see groups of device makers gathered under one roof.

Hear over 100 presentations covering the entire spectrum of the compound semiconductor, integrated photonics and global sensor supply chain.

IN ASSOCIATION WITH:







Sheraton Brussels Airport Hotel Belgium

Talk to us about sponsorship NOW as it will be another sellout





Boosting SiC throughput

Optimised grinding yields, flat and smooth SiC substrates in a matter of minutes

BY DIEGO CALVO RUIZ FROM MEISTER ABRASIVES

GROWING DEMAND for power devices with higher power ratings, faster switching frequencies and elevated operating temperatures is driving an increase in the adoption of SiC. Compared with the incumbent technology, silicon, this wide bandgap semiconductor provides a breakdown field strength that is ten times higher and a thermal conductivity three times higher – attributes that enable SiC's use in incredibly efficient switching at high voltages and frequencies.

To cater for the strong, ramping demand for SiC devices, manufacturers of these devices are searching for ways to increase the capacity of their manufacturing lines. In parallel, they are re-evaluating their materials and processes, in search of new ways

to streamline production. One essential ingredient for mass production of SiC-based power devices is a native substrate with a high-quality surface finish. When treating the surface of this substrate, opportunities for increasing productivity include reducing both the number and the duration of grinding and polishing steps.

The production of state-of-the-art SiC substrate requires pre-processing steps, involving several cycles of lapping or mechanical diamond polishing, followed by chemical mechanical polishing (CMP). These are processes that entail many steps and high machining costs, due to slow material removal rates. To cut consumable costs, there is a growing

preference to grind 150 mm and 200 mm substrates with consolidated diamond abrasive technology, rather than lapping.

Surface matters

Meister Abrasives, headquartered in Andelfingen, Switzerland, has developed ultra-fine grinding technologies that take into account the well-known hardness and strength of monocrystalline and polycrystalline SiC. On 100 mm, 150 mm and even 200 mm SiC, Meister's approach ensures a subnanometre average surface roughness (R_a), along with a total thickness variation (TTV) in the lower single digit range.

Thanks to the unique bonding structure and tailored formulations, Meister Abrasives' technology achieves ultra-smooth SiC surfaces ($R_a = 0.5$ nm and a TTV below 1 µm), ensuring that the substrates get minimized sub-surface damage, mirror-like surface and improved wafer geometry. These attributes are highlighted in Tables I and II, which detail area and surface roughness measurements. Wafers that are ground with Meister technology exhibit an arithmetic mean height (S_a) of 0.85 nm and a total height (R_t) of 3.78 nm. The root mean square deviation (R_q), is below a nanometre, correlating with a high surface quality (see Figure 1).

At the heart of Meister Abrasives' novel grinding technology, capable of producing SiC surfaces with unparalleled quality, is the proprietary bond-grit formulation. It features bonding structures, which are abrasive grains bound in a vitrified matrix system. With this approach, the same number of grains are active in the work zone. When material removal takes place on the substrate, new, sharp diamond grains are introduced by the matrix system.

Meister Abrasive's bond-grit formulation offers several advantages over competing technologies. As the diamonds employed in the wheels are specifically selected to the grinding process applications, the benefits include enhanced cutting behaviour, excellent self-dressing behaviour and improved cooling. By developing new bond-matrixes, specifically tailored for each grit size, Meister offers a single bond for each wheel technology, leading to reaching a longer lifetime and lower grinding forces.

By employing Meister's SiC Ultra Fine grinding wheel technology, manufacturers of prime wafers and devices can minimise wafer processing efforts and steps. The ultra-smooth surface profile realised with Meister's grinding solutions allows manufacturers to cut diamond slurry costs, slash the cost of chemical mechanical polishing and drastically increase throughput. The technical impact is a real breakthrough: rather than having lengthy processing times associated with lapping, SiC wafers can be ground in less than ten minutes. Yet another advantage over standard lapping is the fewer fabrication steps that are employed, helping to streamline production (see Figure 3).



A key feature of Meister's unique bonding technology is its highly porous open structure (see Figure 4, which illustrates the porosity). This enables low-force grinding processes that besides decreasing surface roughness, improve wafer geometry, in terms of TTV, bow and warpage. Using Meister Abrasives' solutions, grinding process engineers can produce wafers with a TTV below 1 μ m while keeping the grinding forces very low and steady. This facilitates processing conditions and helps to avoid production breaks associated with overcurrent warnings. Figure 1.
A SiC substrate, produced with a Meister
Abrasives SiC
Ultra Fine 6
grinding wheel.

Grinding versus lapping or polishing

Similar to lapping and polishing, grinding requires a grinding wheel backed by a rigid plate. When the wheel is in use, abrasive grains cut into the material being ground, removing unwanted surface material.

The role played by abrasive bonding differs when lapping, polishing or grinding. Macro-abrasive grains are suspended over a lap during lapping; nano

Parameter	ISO 4287 Amplitude (nm)
Peak Height (S _p)	4.56
Valley Depth (S _v)	7.36
Maximum Peak to Valley Depth (S₂)	11.91
Arithmetic Mean Height (S _a)	0.85
Root Mean Square Height (S _q)	1.03
Skewness (S _{sk})	-0.07
Kurtosis (S _{ku})	2.75

➤ Table I. Area roughness parameter measurements of Figure 1 obtained with Filmetrics Profilm3D via WLI (White Light Interferometry).

Parameter	ISO 4287 Amplitude (nm)
Maximum Peak Height (R _p)	1.56
Maximum Valley Depth (R _v)	1.46
Maximum Height (R _z)	3.02
Total Height (R _t)	3.78
Arithmetic Mean Deviation (R _a)	0.55
Root Mean Square Deviation (R_q)	0.66
Skewness (R _{sk})	0.13
Kurtosīs (R _{ku})	2.46

> Table 2. Line roughness parameter measurements of Figure 1 obtained with Filmetrics Profilm3D via WLI.

particles are suspended in a polishing slurry over a pad when polishing; and when grinding, the abrasive grit is held directly on the wheel. During the grinding process, the abrasive grains are held in place by a bond matrix and separated by pores – unfilled spaces between abrasive grains and the bond. This structure helps to clear discarded material swarf that is created during the grinding process and facilitates the coolant supply to the contact point and prevents the substrate from overheating. During grinding, the cutting points on the abrasive grains wear flat, causing them to become increasingly blunt. When this takes place, increased friction fractures the

abrasive grain and exposes new cutting edges. At the same time, the bond bridges that hold the abrasive grains in place disintegrate due to the effect of the load.

For normal grinding, it is essential to dress the wheel with a dressing tool. However, the number of dressing cycles is reduced with Meister's open vitrified structures. Thanks to this, Meister Abrasive's precision-engineered structured abrasives are cost-cutting and process timesaving solutions. Designed to work with any aqueous coolants, these abrasives reduce clean-up and waste disposal issues associated with abrasive slurries. Another important attribute is the absence of metal contaminations from the lapping plate to the substrate.

Following grinding industry standards, Meister Abrasives recommends a two-step approach to process substrates, with coarse grinding (usually called Z1) adopted prior to ultra-fine grinding (named Z2). For coarse grinding, roughness requirements are less critical, but industry prefers minimum wear: a factor that is especially relevant when a large amount of material needs to be removed prior to polishing. Using a tailored grit size and bond, Meister's wheel specifications are optimised to target any kind of starting surface condition. This approach facilitates the processing of wire-saw, laser-sliced, lapped or etched surfaces off the substrates to the required thickness prior to the finishing step.

In addition to wafer grinding wheels, Meister Abrasives manufactures analogous bonding technology to

► Figure 2. Selected region (400 µm by 350 µm) from Meister Ultra Fine ground SiC wafer: (a) contour topographic analysis of top view; (b) line profile of diagonal represented in (a); (c), 3D view of identical area; and (d), atomic force microscopy scan of a 5 µm by 5 µm area (note the Z-scale is 3.16 nm).



complementary SiC applications, such as ingot and/ or boule shaping (OD, face and flat grinding), edge and notch grinding, and wafer dicing. Meister's newly developed dicing blades can accommodate hard-tocut materials, like SiC or sapphire, offering reduced chipping and enhancing cut straightness. Meister's extensive knowledge of varying the properties of the abrasive, the type of bond and the engineering of the wheels, makes it possible to produce grinding wheels with a vast range of grinding characteristics that can suit any individual use.

Upgraded vitrified bonds

Thanks to Meister Abrasive's in-house development and production centre in Switzerland, for more than 70 years the company has been producing all the bonds that it uses, giving complete process control and the opportunity to provide customer-engineered solutions. A major technological advance has been the introduction of Meister's vitrified superabrasives (CBN/ diamond) tools in the early 1980s. Key to the success of this bond system is the outstanding abrasive properties of the largely porous structures, high stockremoval volumes and good wear properties.

The structure of a vitrified abrasive wheel is classically characterized by three elements: the abrasive with its chemical and physical properties; the bond; and the resulting microstructure. Grinding engineers have various grades of diamond crystal types at their disposal and select the one that is most appropriate for their specific application.

Vitrified bonds tend to contain the following cations: Si_4^+ , Al_3^+ , Fe_3^+ , Ti_4^+ , Ca_2^+ , Mg_2^+ , K^+ and Na^+ . Less common is Li⁺. All of these bond systems are free from lead, an advantage for both health and application reasons. The bond system's chemical and physical properties are determined ultimately by the combination of raw materials and grit sizes, along with the firing cycle – that is, the vitrification process. The microstructure is governed by the relative proportion of: abrasive grits, and their specific mix of type and size; the bond content; and the residual pore volume. Getting this just right is an essential precondition for an efficient tool.

Meister Abrasive's customers draw on 70 years of extensive experience in designing and manufacturing customized grinding wheels, and on Meister's stateof-the-art in-house test centre, established to ensure that each solution responds directly to customer's needs. When customers provide sample materials, Meister refines the approach at its test centre to serve the client's needs in the best way possible. By drawing on processing know-how, Meister boosts its client's production throughput. As Meister Abrasives is committed to ensuring a sustainable future, the processes that it develops are designed to minimise the use of raw materials, power and water, and reduce resulting waste. Compliance with legal and internal regulations in the field of environmental protection is a matter of course.



Figure 3. Comparison of the standard lapping processes versus Meister coarse and ultra-fine grinding technologies.



> Figure 4. Representative ultra-fine wheel with a porous structure. This novel material, exhibiting a porosity that can be seen by the naked eye, maintains enough bonding to grind SiC.



> Figure 5. Meister's production facilities in Andelfingen, Zürich (Switzerland).

CONFERENCE

A G E N D A 2 0 2 1

DAY 1 AGENDA

Day 1 - Tuesday 9th November 2021 08:00 Registration and welcome refreshments

08:50 Housekeeping by Chris Meadows, Conference Chair

SATISFYING DEMAND FOR MORE DATA

09:00

Enabling wider mobile bandwidth no matter what frequency you choose.

Presented by Ben Thomas - Qorvo

09:25

Presentation Title to be Confirmed

09:45

Millimetre-wave MMICs and integrated solutions enabling highthroughput 5G deployments

Presented by Eric Leclerc - United Monolithic Semiconductors

10:05

The future of Germanium: Breakthrough Opportunities *Presented by Pieter Arickx* - **Umicore**

10:25

Improving yield for 5G market through defect inspection and metrology Presented by Varun Gupta - KLA Corporation

10:45 5G drives Compound Semi business expansion" *Presented by Claire Troadec - Yole Développement*

11:05 MORNING BREAK Sponsored by Hewlett Packard Enterprise

SEEKING NEW OPPORTUNITIES FOR LEDs AND LASERS

11:35

Improving the architecture of the GaN VCSEL Presented by Tatsushi Hamaguchi - Sony Corporation

12:00

Can MicroLEDs and VCSELs revolutionize the Solid State Lighting Industry? Presented by Pars Mukish - Yole Développement

12:20

Refining microLED technology Presented by Wei Sin Tan - Plessey Semiconductors

12:40 LUNCH BREAK Sponsored by Hewlett Packard Enterprise

13:55

Advanced technology of plasma dicing for GaAs VCSEL Presented by Shogo Okita - **Panasonic**

14:15

Optimizing 200mm Metal Lift-off for Smaller Dimensions Presented by Philip Greene - Ferrotec

14:35

Recent trends in LED and LASER diode device material characterization *Presented by Yves Lacroix* - **YSystems Ltd**

14:55 AFTERNOON BREAK Sponsored by Hewlett Packard Enterprise

15:25

Highly uniform thin films and tool stability - key drivers for future LED display production *Presented by Stefan Seifried* - **Evatec**

15:45

Customer-specific VCSELs and VCSEL arrays technology development Presented by Marcin Gåbski - VIGO System

16:05

Seeking new opportunities for LEDs and lasers Presented by Samuel Sonderegger - Attolight

16:25

Leading-Edge MOCVD Technology Enabling Next-Generation Photonics Applications Presented by Mark McKee - Veeco

16:45

Compound Semiconductor Integration – Wafer Bonding towards new Di(e)mensions Presented by Thomas Uhrmann - **EV Group**

17:05

Presentation title to be confirmed

17:05 Closing Remarks

17:10 Networking Drinks Reception and Dinner

2021 Agenda Correct as of 24 Aug 2021 8:40am For the latest version of the agenda, visit csinternational.net

DAY 2 AGENDA

Day 2 - Wednesday 10th November 202108:00Registration and welcome refreshments

08:50 Housekeeping by Chris Meadows, Conference Chair

RAMPING VOLUMES IN THE POWER ELECTRONICS SECTOR

09:00

Presentation title to be confirmed *Speaker* to be confirmed

09:25

The SiC & GaN Power Semiconductor Market: Forecasts and Drivers Presented by Richard Eden - **Omdia**

09:45

Driving the adoption of CoolGaN technology Presented by Gerald Deboy - Infineon

10:05

Solutions for high volume manufacturing of wide bandgap materials Presented by Jens Voigt - **AIXTRON**

10:25

Expanding opportunities for 650 V GaN FETs Presented by Frédéric Dupont - **Exagan**

10:45

Latest technologies for laser dicing, blade dicing of SiC and new ultra-thin grinding

Presented by Gerald Klug - DISCO HI-TEC Europe GmbH

11:05

Reinforcement Factories Presented by Julie Orlando - Nanotronics

11:25 MORNING BREAK Sponsored by Hewlett Packard Enterprise

11:55

Using high speed XRDI to improve and monitor SiC substrate quality *Presented by Paul Ryan - Bruker*

12:15

Advanced in-situ metrology for high-yield epitaxy of SiC/SiC, GaN/SiC and GaN/Si device structures *Presented by Iris Claussen - Laytec*

12:35

Presentation Title to be Confirmed - Revasum Presented by Rob Rhoades - **Revasum**

12:55

Unlocking The Full Potential of GaN Power: 650V, 1200V and Beyond Discreet Switches and Monolithic ICs on 200mm QST® Manufacturing Platform Presented by Vlad Odnoblyudov - **Qromis**

13:15

Advanced Plasma Processing solutions enabling the cost down per wafer and critical device performance required to accelerate the HVM of GaN and SiC Power devices. *Presented by Dr Mark Dineen - Oxford Instruments*

13:35

Hybrid monocrystalline silicon substrates for III-V heterostructures *Presented by Alexey Redkov - Alterphasic*

13:55 LUNCH BREAK Sponsored by Hewlett Packard Enterprise

TAKING WIDE BANDGAP DEVICES TO THEIR ULTIMATE LIMITS

15:10

Ramping production of gallium oxide diodes and transistors *Presented by Kengo Takeuchi - FLOSFIA*

15:35

A New Technology of Commercialization for GaN on Diamond HEMTs Presented by Won Sang Lee - **RFHIC US Corporatio**n

15:55

Presentation title to be confirmed - Soitec Presented by Marianne Germain - Soitec

ENHANCING THE AUTOMOBILE

16:15

High-power blue VCSELs and VCSEL arrays Presented by Masaru Kuramoto - **Stanley Electric**

16:40

Compound semiconductor adoption by automotive market Presented by Ezgi Dogmus - Yole Développement

17:00

Electrochemical Deposition of Gold as Optimal Choice for Device Cost and Performance Presented by John Ghekiere - **ClassOne**

17:20

New CS Markets Challenge Traditional Reliability Testing Paradigms Presented by Roland Shaw - Accel RF

17:40

SiC: From Niche to Mass Production Presented by Aly Mashaly - Rohm Semiconductor

18:00

Speeding On-board Charging with Automotive-qualified GaN FETs Presented by Philip Zuk - **Transphorm**

18:20 Closing Remarks

2021 Agenda Correct as of 24 Aug 2021 8:40am For the latest version of the agenda, visit csinternational.net

Targeting AR with edge-emitting lasers

Red, green and blue edge-emitting lasers with milliwatt output powers and exceptional efficiency are lining up for augmented-reality applications

BY MARCO ROSSETTI, MARCO MALINVERNI AND ANTONINO CASTIGLIA FROM EXALOS



THERE ARE PLENTY REASONS why you might be looking forward to the augmented reality (AR) revolution. Maybe you want to get your hands on this technology; or maybe you are looking forward to the hike it will deliver in the sales of light-emitting devices.

At this stage, however, it's best to temper your excitement. That's because you'll need to wait a few years while a number of technological hurdles are overcome that will allow wearable displays and smartglasses to be acceptable for consumer adoption. Progress is being made, though: there is the emergence of red, green and blue laser diodes, in the form of miniaturized optical engines, that are capable of bridging some important gaps related to display design and performance.

Playing a key role in this endeavour is our team at

Exalos, a well-established maker of semiconductor light sources based in Switzerland. Recently, we have developed visible laser diodes that break new ground for low drive currents and minimal power consumption. These strengths, in demand for nextgeneration AR displays, give our lasers the credentials to compete in this sector with VCSELs, which are undoubtedly promising but less mature.

The four key requirements for a light engine in a consumer-type, head-mounted display for AR applications are brightness, efficiency, a low power consumption and ultra-compactness. Over the last few years, tremendous progress has been made in addressing these challenges, but until all these requirements are met simultaneously, it is incredibly unlikely that AR-smartglasses will be ready for the masses. While conventional micro-displays deployed

in the vast majority of existing AR architectures have done a good job to date in meeting some key requirements, they fall short of what's needed when it comes to weight, dimensions and the overall form factor. It is possible that some progress could be made, but there are intrinsic limitations.

Fortunately, it is possible to address all the key requirements for head-mounted displays with laserbeam-scanning display architectures, which are gaining traction. Several big names are active in this field, including Microsoft, Intel, Bosch, and Google/ North. These high-tech companies lead the way in using laser diodes in AR hardware, and other firms are expected to follow.

In these laser-beam-scanning architectures, there is a tendency to use an optical engine formed from micro-optics, lasers and MEMS mirrors. The output of red, green and blue lasers is combined and collimated with micro-optics, before it is directed at MEMS mirrors that are scanned in two dimensions to generate an image permanently in focus. As well as providing integration and miniaturization, the merits of using a triumvirate of lasers extend to a sharp image and a wide colour gamut.

Waveguides versus projection

See-through AR smartglasses can be split into two main categories. One combines a waveguide structure, employing total internal reflection to couple light into a lens, with an extraction grating that delivers images to the user's eye. The common alternative involves free-space projection and reflection off the lens. As we're about to see, both have pros and cons (see Figure 1).

One of the merits of the waveguide approach is that it can be designed to deliver a good level of visual comfort, due to large eye boxes – thanks to them, when the pupil moves around, there is no difficulty in seeing the image. However, the use of waveguides creates a number of problems related to image quality and display efficiency. With this architecture, there are issues that result in a less than satisfactory AR experience, arising from a combination of chromatic dispersion and artefacts related to the waveguide structure and extraction gratings.

Another downside of waveguides is that they can produce extremely lossy coupling of light to the eye, with efficiencies of 1 percent or less not uncommon. Due to the large optical loss of the system, light sources have to compensate by providing an optical power per colour ranging from several tens of mW to 100 mW. Such a high output drives up power consumption and leads to a larger projector size, needed to handle heat dissipation. This state of affairs is hampering the fulfilment of the consumer's wish for the development of slim glasses weighing no more than 70 grams.

The strengths of free-space reflective displays are a simpler optical design, the generation of higher quality



➤ Figure 1. (a) AR glasses can be based on free-space projection and a reflective combiner. (b) A common alternative AR projection scheme, using integrated waveguides and extraction gratings.



> Figure 2. (a) Output power versus drive current for very-low-threshold red, green and blue laser diodes realized by Exalos (curves are colour coded); (b) set of spectra from multiple laser diodes in the three primary colour ranges. Each lasing line is relative to a different laser diode: Exalos targets specific wavelengths by changing the active region composition.

FURTHER READING

Exalos expertise

Exalos has more than two decades of experience in advanced light sources based on compound semiconductor devices. Expertise includes material systems, such as those based on InP, GaAs and GaN. Since 2003, the company has shipped more than 500,000 devices with light emission spanning the UV-visible (405 nm) to the near-infrared (1700 nm) (see Figure below).

The key enabling technologies for this are superluminescent diodes (SLEDs) and external-cavity lasers, which are used extensively in medical and industrial imaging, navigation, optical sensing, metrology and scientific applications. Exalos has built up a large customer base in different application areas, has a proven track record of commercial success and a strong spirit of innovation. With this foundation, it was a next natural step for the company to turn its attention to higher-volume consumer applications.



Spectral plots of visible and infrared SLEDs provided by Exalos.

Since 2018, Exalos has been particularly active in the field of AR, providing red, green and blue SLED sources and customized solutions to multiple players. These devices combine the spatial coherence and beam-like output of laser diodes with the large spectral bandwidth and low temporal coherence of LEDs. Armed with these attributes, SLEDs provide a nearly speckle- and artefact-free projection – these are highly desirable features for AR solutions that include the use of waveguides.

Exalos claims that, to date, it is the only company on the market able to deliver red, green and blue SLEDs. These devices have a lot in common with edge-emitting laser diodes. For this reason, Exalos says that it finds itself in an excellent position to take the further step of delivering lasers with low power consumption for free-space AR-combiners. This is a perfect match to its innovation strategy, allowing the company to leverage its existing compound semiconductor know-how.

Making good SLEDs requires the mastering of multiple technical aspects that are extremely similar to those needed to fabricate laser diodes. Devices are based on a ridge-waveguide architecture that emits light from a cleaved crystal facet. The combination of epitaxially grown semiconductor layers required for light emission and waveguiding to the output spot is also incredibly similar, and advanced wafer fabrication techniques for the production of emitters in large volumes rely on the same lithography, etching and thin layer deposition technologies. Making record low-power consumption for the edge-emitting lasers involves perfect control of all these production steps. images, and exceptional efficiency in relaying light from the projector to the user's retina; thanks to this, they require a far lower power from the light sources. Despite a smaller eye box, the simplified design and the strongly reduced power consumption make this option an excellent candidate for consumer-type AR-glasses. In this case, the required optical power from each laser diode is only a fraction of a milliwatt, rising to a few milliwatts when accounting for the optical loss of the projector unit and the reflective element.

Is it possible to fulfil these requirements with red, green and blue laser diodes? Well, there's hope, thanks to a major evolution over the last two decades in blue and, in particular, green laser diodes based on GaN and its related alloys. During that time there have been fundamental technological breakthroughs in efficient p-type doping and the realisation of high-quality active regions emitting in the green. In addition, much effort has been directed at developing reliable devices that deliver ever-higher output powers for industrial and large-area display applications. However, low-power regimes with reduced power consumption remain largely unexplored. This explains why commercially available laser diodes are yet to meet the demanding requirements for free-space AR smartglasses.

Over the last few years much work has been directed at closing this gap by developing visible VCSELs. Promising results have come from both red VCSELs, based on AlGaInP, and blue and green cousins formed from the AlInGaN material system. However, these devices are at the proof-of-concept stage, with some major challenges holding back commercialization. The manufacturing process is complex, and there are technical issues related to the production of good multi-layer mirrors and efficient active regions. So far, these challenges are imparting a heavy toll on production yield and performance homogeneity.

Tiny threshold currents

We are championing an alternative to the VCSEL through our development of a range of edge-emitting lasers with very low threshold currents. These devices, manufactured with conventional semiconductor wafer processing tools, address the performance gap by delivering a few milliwatts of optical power at a fraction of the drive current required for the typical laser diode of today. Our low-power blue and red laser diodes have threshold currents near 5 mA and operate below 10 mA; and our green variants start lasing near 15 mA, and run between 20 mA and 30 mA (see Figure 2). Operating voltages at threshold are 2.3 V, 3.7 V and 5.5 V for our red, blue and green laser diodes, respectively, and corresponding figures for electrical power consumption at an optical output power of 3 mW are roughly 25 mW, 35 mW and 160 mW.

It is clear from these figures that the performance of green-emitting lasers lags those in the red and blue. A great deal of optimization must still be directed at the

crystal quality of the active layers. We expect to make progress on this front in the coming months, through improvements in epitaxial growth by MOCVD.

As well as offering excellent performance, our new laser diodes provide great stability and long-term reliability. Lifetime curves, acquired under constant-current and continuous-wave operation, reveal that for more than 1,000 hours of operation at an output power near 5 mW, there is little or no power drop, indicating that these devices have much promise for deployment in consumer display applications (see Figure 3).

For those that are not familiar with III-nitride compounds, this lifetime for blue and green laser diodes might appear a routine result – but it is not, it is actually a major achievement. Our success is hard won, building on the breakthroughs we have made with our 405 nm SLEDs, which have a projected lifetime of about 5,000 hours.

There are multiple mechanisms that plague the longand short-term stability of GaN laser diodes. To obtain reliable devices, every threat must be addressed in a manner that ensures high performance.

A well-known issue for GaN laser diodes is a high level of defects, which degrade performance. Like many of our peers, we produce our devices on high-quality free-standing GaN substrates with a low dislocation density, a foundation that helps us to avoid crystal imperfections, particularly in InGaN-based quantum wells.

Another challenge associated with the production of III-nitride laser diodes is the realisation of *p*-doping. Our approach involves introducing magnesium atoms at carefully controlled dopant levels. We take care to avoid too high a magnesium level, as this could increase optical loss in the chip, and could eventually generate clusters and defects if crystal densities exceed a few 10¹⁹ cm³. Note that it is crucial to not head too far in the other direction – if magnesium concentrations are too low, series resistance climbs alongside the device's operation voltage, impairing device reliability.

In addition to considerations related to crystal growth, all makers of ridge-waveguide lasers need to ensure that the dielectric mirrors have very low absorption and scattering losses, and that the device has an appropriate package. It is imperative to have an inert package atmosphere that is free of contaminants, as this prevents degradation of the output mirror by photo-induced deposition processes that can take place during operation.

While the production of red laser diodes is more advanced than blue and green variants, success should not be taken for granted. Production draws on a more mature GaAs-based technology, with epitaxy, wafer processing and packaging having been



➤ Figure 3. Lifetime curves for red, green and blue laser diodes under continuous-wave injection at a constant current and a test temperature of 25 °C.



Figure 4. (Top) With ridge-waveguide laser diodes, the optical mode shape at the output facet governs the light beam pattern in the far-field. (Bottom) Light patterns of Exalos red, green and blue laser diodes detected with a CCD camera in the far-field. Images include the full-width at half-maximum (FWHM) of the angular distribution for the light intensity along the two primary directions.



➤ Figure 5. A compact integration layout for red, green and blue lasers used to generate a collinear, collimated beam. The underlying grid unit has a dimension of 2.9 mm.

mastered for more than 15 years. However, even though long-term reliability is not a big concern, it is still important to pay attention to the potential onset of sudden failures. While the long emission wavelength, corresponding to a lower photon energy, reduces the likelihood of photo-induced degradation processes, there is still the need to carefully optimise the output mirrors of the laser diodes. Ignore this and there is the threat of sudden degradation by catastrophic optical mirror damage, a common failure mechanism in AlGalnP lasers.

One promising feature of the low-power laser diodes developed by our team is that all three colours

FURTHER READING

➤ T. Zhan *et al.* "Augmented Reality and Virtual Reality Displays: Perspectives and Challenges", iScience **23** 101397 (2020)

> S. Nakamura *et al.* "The Blue Laser Diode: The Complete Story", Springer Science & Business Media (2000)

> A. Khan "Laser diodes go green", Nature Photon 3 432 (2009)

> K. Terao et al. "Blue and green GaN-based vertical-cavity surfaceemitting lasers with AlInN/GaN DBR", Proc. SPIE 11686 (2021)

> A. Castiglia *et al.* "GaN-based superluminescent diodes with long lifetime", Proc. SPIE 9748 (2016)

 N. Primerov et al. "Ultracompact RGB laser diode module for nearto-eye displays", SPIE Digital Optical Technologies paper 11788-22 (2021) produce a similar single-lateral-mode output pattern. This lack of variation significantly simplifies the integration of red, green and blue lasers with common collimation optics. Emission from the cleaved facets of our edge-emitting lasers has the typical elliptic shape, with a divergence that depends on the optical confinement of light in the chip.

With edge-emitting lasers, an important role is played by the two-dimensional refractive index architecture, defined over a cross-section of the ridge-waveguide structure. Along the epitaxial growth direction, angular beam divergence is determined by the thickness and composition of the core and cladding layers that provide waveguiding. For the direction parallel to the growth surface, divergence depends on the ridgewaveguide width, the etch depth and the refractive index of the dielectric layer that provides electrical insulation on each side of the ridge.

Careful optimisation of these parameters enables a great deal of control over the shape of the light emission. With this approach, we have realised extremely similar light patterns for red, green and blue laser diodes, despite their different semiconductor technologies. For all three colours, the typical slowaxis divergence, defined in terms of the full-width at half-maximum, is of the order of 9-10°; fast-axis angular divergence is 20° for the green, 22° for the blue, and 24° for the red (see Figure 4).

For the red edge-emitter, which has a slightly larger divergence along the growth direction, the conventional core/cladding geometry is derived from that used previously for SLED epitaxial structures. We expect that with further optimization in future designs, we can adjust the optical confinement so that the red fast-axis divergence is even closer to that of the green and blue equivalents.

Our laser diodes set new standards for providing a few milliwatts of optical power at a very low power consumption, and they pave the way for efficient, compact pico-projectors for AR technologies. In these systems, the red, green and blue sources have to be integrated with micro-optics to generate a collinear, collimated white-light beam for the MEMS scanner.

We have significant expertise in this area, as we can draw on experience in producing tuneable lasers and spectrally-combined SLED sources, which make use of highly automated robotic assembly processes to position optical filters and lenses with sub-micron accuracy. We are currently prototyping ultra-compact light engines based on red, green and blue lasers that have a volume of about 50 mm³ (see Figure 5), to enable the next generation of AR smartglasses.

At this year's *Digital Optical Technologies* conference, held in June, we presented a module 4.4 mm in length, 4.15 mm wide, and 2.9 mm high. With a perfect blend of semiconductor and packaging technologies at hand, we have a bright future ahead of us.

3 EVENTS 2 DAYS 1 TICKET

One ticket gives you access to a 2 day event which will see 3 groups of device makers gathered under one roof.

Hear over 100 presentations covering the entire spectrum of the compound semiconductor, integrated photonics and global sensor supply chain.



Talk to us about sponsorship NOW as it will be another sellout





Membranes underpin masterful modulation

SiC membrane supports record-breaking modulation rates for InP lasers

BY SUGURU YAMAOKA, NIKOLAOS-PANTELEIMON DIAMANTOPOULOS, HIDETAKA NISHI, TAKAAKI KAKITSUKA AND SHINJI MATSUO FROM NTT AND FUMIO KOYAMA FROM TOKYO INSTITUTE OF TECHNOLOGY

GLOBAL DATA TRAFFIC is continuing on a strong upward trajectory, due to growth in various internet services, such as smartphones, cloud services, and the Internet of Things. This growth comes with a cost, the substantial increase in power consumption at data centres. To try and address this, and reduce the associated carbon footprint, there is much interest in trimming the power consumption of the optical transmitters and increasing their modulation speed.

Directly modulated lasers (DMLs) are attractive contenders for optical transmitters, combining a small footprint with a low cost and a frugal power consumption. These strengths stem from the simple data transmission principle of the DML, with modulation of the injection current encoding data on the laser's output power. In the form of a VCSEL, DMLs are widely used in short-reach optical interconnects. However, they are up against a barrier – for the last 30 years they have been limited to a 3 dB modulation bandwidth of around 30 GHz, which has prevented them from realising the desirable symbol rate of 100 GBaud for beyond 400 Gbit-Ethernet (400GbE) applications.

For such applications, those that build today's networks combine CW lasers with external modulators, such as electro-absorption modulators and Mach–Zehnder modulators. Both these pairings can already provide 100 GBaud modulation.

However, these solutions have a larger footprint than the DML, consume more power, and are more expensive, due to the requirement for more chips.



> Figure 1. (a) NTT's membrane distributed-reflector laser on 40 nm-thick SiO_2 -on-SiC. (b) Cross-section of the DFB section. (c) Calculated temperature increase for the laser on 2 µm-thick SiO_2 -on-silicon. (d) Calculated temperature increase for the laser on 40 nm-thick SiO_2 -on-SiC. Calculations assume a 50 µm by 0.7 µm by 0.15 µm multi-quantum-well region and a 100 mW heat source in the *p*-InP region. The InP slab thickness is 340 nm.

With all these drawbacks, much research is directed at expanding the bandwidth of the DML.

When the injection current is varied in a DML, it induces a dynamical carrier-photon interaction, leading to a relaxation oscillation. The frequency of this oscillation governs the intrinsic modulation speed. Options for increasing this oscillation frequency, and thus the modulation speed, are to increase the optical confinement factor, the differential gain, the current density, and the internal quantum efficiency. Since the 1990s, many researchers have focused on differential gain, seeking improvements in the active regions in the O- and C-band that contain strained multiquantum wells. However, the relaxation oscillation frequency has plateaued at around 20 GHz.

There are other strategies for increasing the 3 dB modulation bandwidth, such as the use of photonphoton resonance and detuned loading effects, which combine optical feedback with optical filtering. Photon-photon resonance can enhance the 3 dB modulation bandwidth, thanks to the introduction of an additional resonance frequency that corresponds to the difference between the main and side lasing modes. For example, a 55 GHz 3 dB modulation bandwidth has been realised by using a distributed reflector laser, with a photon-photon resonance effect at 50 GHz. Note that the relaxation oscillation frequency must be increased to ensure a flat frequency response with a large bandwidth. For that reason, detuned loading has been employed to enhance the effective relaxation oscillation frequency compared with its intrinsic value. An optical filter provides modulation of the cavity loss and volume.

For a further gain in the 3 dB modulation bandwidth, it is crucial to increase the intrinsic relaxation oscillation frequency. One promising way to do this is to boost the optical confinement factor.

At NTT, Japan, we have adopted this approach, beginning with the fabrication of membrane lasers on 2 μ m-thick SiO₂-on-silicon. This combination ensures a high degree of optical confinement, with thin high-refractive-index multi-quantum wells sandwiched between low-refractive-index SiO₂ and air. Thanks to a high degree of optical confinement, the threshold carrier density is low, leading to a reduction in power consumption.

With this novel architecture, we have demonstrated 25.8-Gbit/s non-return-to-zero modulation. This is



 Figure 2.
Fabrication procedure for membrane lasers on SiC. realised at an energy cost of just 132-fJ/bit, defined by the electrical power consumption divided by the modulation speed.

While this result is promising, with the laser exhibiting a high modulation efficiency, it did not lead to any increase in the intrinsic relaxation oscillation frequency – this still had a value of around 20 GHz. The thick, low-thermal-conductivity layer of SiO_2 held back the laser, with the temperature of this device increasing relatively quickly with bias current, and hampering differential gain. Note that it would be folly to decrease the thickness of the SiO_2 layer to address this issue, as that would lead to more light entering the silicon substrate, and ultimately reduce optical confinement.

Introducing the SiC substrate

To prevent overheating of the laser, we have modified our architecture, moving to a high-thermalconductivity material. When selecting this successor, we considered whether it would provide a low enough refractive index to realize high optical confinement in the active region, and whether it would be transparent in the O- and C-band. Attractive candidates for meeting these requirements are widebandgap semiconductors, such as diamond, GaN, AIN, and SiC.

From this class of material we selected SiC. Influencing our decision is the commercialisation of single-crystal SiC substrates by various companies. The growing market for high-power electronics has led to the availability of larger SiC wafers, up to 150 mm in diameter. This material has a very high thermal conductivity, with a value of 490 W m⁻¹ K¹, compared with just 1 W m⁻¹ K¹ for SiO₂. The refractive index for SiC of around 2.6 is also suitable, ensuring comparable optical confinement to that on SiO₂-onsilicon.

Pairing an InP laser with a high-thermal-conductivity foundation breaks new ground. Success is not easy as there is the threat of degrading the quality of the active region during the fabrication process. The fundamental challenge is to thin the SiO_2 layer on the SiC substrate while not inflicting significant damage to the active region.

Our key process to realising our membrane laser on a SiC substrate (see Figures 1(a) and 1(b)) is the application of a low-damage oxygen-plasma-assisted direct-bonding technique with an ultrathin SiO_2 layer. Use of a 40 nm-thick SiO_2 layer increases heat dissipation in the active region and reduces plasmainduced damage to the multi-guantum wells.

According to our calculations, by switching from our previous design with the laser on a 2 μ m-thick SiO₂-on-silicon foundation to our new architecture – that is, a 40-nm-thick SiO₂ layer on SiC – slashes the increase in temperature by 88 percent (see Figures 1 (c) and 1 (d)). Thanks to this, we can increase bias current without degrading differential gain, and ultimately increase the relaxation oscillation frequency.

The laser that we have fabricated has three sections: a distributed feedback (DFB) section, a rear distributed Bragg reflector (DBR) mirror, and a waveguide. Incorporating a distributed reflector structure enables single-mode lasing, using the DBR to select one side mode of the DFB grating. By altering the reflectivity at the facet of the output waveguide by changing its shape, we control the appearance of the photon-photon resonance effect.

By removing the limiting factor of the bandwidth of our laser structure, we can improve the damping factor and the time constant RC (the product of resistance and capacitance). It is essential to keep both these two factors as low as possible. When increasing the relaxation oscillation frequency, we must take into account the damping effect of the relaxation oscillation. As well as being proportional to the square of the relaxation oscillation frequency, the damping factor also depends directly on a factor known as K, which can be reduced with a grating design that decreases the photon lifetime. The danger with such a design is that it results in a large threshold current. However, that's not the case with our novel architecture, thanks to its high optical confinement factor. Addressing the second factor, our laser features a lateral p-i-n structure to enable lateral current injection. This lowers pad-electrode capacitances and the related RC time constant, leading to a higher bandwidth.

Fabrication of our laser begins with the growth, by MOCVD, of a 310 nm-thick InP-based membrane layer, including nine InGaAIAs quantum wells and an InGaAs etching stop layer, on 2-inch InP (001) substrates. This laser features more wells than that in our previous design – it had six – to ensure a higher differential gain.

We bond our InP epiwafers to 2-inch semi-insulating 6H-SiC substrates using oxygen-plasma-assisted direct bonding. This is carried out after sputtering a 20 nm-thick SiO_2 layer on both surfaces to yield a total thickness of 40 nm for the SiO_2 bonding layer. Note that one of the primary purposes of the 20 nm-thick SiO_2 layer is to provide a buffer to plasma damage.

After bonding, we selectively remove the InP substrate, using a combination of an etch stop layer and mechanical and wet etching. Using a SiO₂ mask,



we define a mesa-stripe structure by dry/wet etching. Burying the active region is followed by using epitaxial growth of undoped-InP, silicon-ion implantation and zinc thermal diffusion to produce a lateral *p-i-n* junction. Surface gratings are formed on the top, intrinsic InP layer, to define the DFB and DBR sections with lengths of 50 μ m and 60 μ m, respectively. The final step is to form electrodes on *n*-InP and *p*-InP.

Using this approach to fabricate our devices (see Figure 3 (a)), we ensure that the distance between the active region and the 40-nm thick SiO_2 layer on the SiC substrate is just 75 nm. This small separation, easy to realise with a thin membrane lateral-current-injection structure, enables effective heat dissipation in the active region. We have been able to fabricate numerous devices on SiC (see Figure 3(b)), indicating the capability of integrating the multi-channel laser array.

Record-breaking speeds

To evaluate intrinsic lasing characteristics without the photon-photon resonance effect, we have fabricated an inverse-taper waveguide, a configuration that ensures that there is no propagation mode in the InP waveguide. With this modification, the optical mode radiates into SiC in the inversely tapered region in InP, resulting in a small-enough reflectivity to suppress the photon-photon resonance (see the inset of Figure 4(a)). This happens because the refractive index of the SiC substrate is higher than that of the SiO₂ overcladding layer.

Measurements with an optical fibre reveal singlemode lasing at 25 mA (see Figure 4(a)). This drive current produces a peak output power of 1.20 μ W. ► Figure 3. (a) Top-down view of NTT's fabricated distributedreflector laser with a 50 µm-long active region on SiC. (b) Image of numerous membrane lasers fabricated on a transparent SiC wafer.

frequency and the 3 dB modulation bandwidth, through two strategies: increasing thermal dissipation, by decreasing the bonding SiO₂ layer thickness; and increasing the number of quantum wells, to increase the differential gain

Plans for the future are to increase the relaxation oscillation



> Figure 4. (a) Measured lasing spectrum at 25 mA without using photon-photon resonance. The inset illustrates the laser (cross-sectional view) and provides a top view of the inverse-tapered InP waveguide. The laser light goes through the SiC substrate in the tapered region, which suppresses the reflection at the edge of the waveguide. (b) Measured small-signal electro-optic responses of the laser at various bias currents without using photon-photon resonance.

We attribute this small output power to a large fibre coupling loss, noting that we could not fully detect the radiation mode into SiC. This laser's threshold current is 2.75 mA.

Encouragingly, our measurements of small-signal electro-optic responses of our laser reveal that the 3 dB modulation bandwidth linearly increases with the square root of the bias current, to reach 60 GHz at 30 mA (see Figure 4(b)). We estimate that the relaxation oscillation frequency is as high as 42 GHz at 30 mA. These are record values for DMLs without the photonphoton resonance effect, indicating that the membrane laser on SiC has an inherent advantage when it comes to increasing the 3 dB modulation bandwidth.

We have gone on exploit the photon-photon resonance effect and break more new ground for the

3 dB modulation bandwidth, using a 135 μ m output waveguide (see the inset of Figure 5(a)). With this configuration, the output waveguide acts as part of the laser cavity, inducing Fabry–Pérot interference between the front of the DFB section and the edge of the waveguide. A photon-photon resonance arises when the main lasing mode comes close enough to one of the Fabry–Pérot modes. When the device is running, it produces an increase in temperature in the active DFB region, where most of the heat is generated, that is larger than that in the output waveguide. Due to this, the bias current controls detuning, due to the red-shift of the main lasing mode exceeding that of the Fabry–Pérot mode.

Driven at 25 mA, this laser exhibits Fabry–Pérot modes in the DFB stopband (see Figure 5(a), and note the contrast with the spectrum shown in Figure 4 (a)).



> Figure 5. (a) Measured lasing spectrum at 25 mA using photon-photon resonance. The inset illustrates the cross section of the laser and the top view of the InP output waveguide. The waveguide is part of the laser cavity, inducing Fabry–Pérot interference between the front of the distributed feedback section and the edge of the waveguide. (b) Measured small-signal electro-optic responses of the laser without using photon-photon resonance at various bias currents. (c) Equalized optical eye diagram for 132 Gbit/s non-return-to-zero signal.

The free spectral range of the Fabry–Pérot modes is 1.48 nm, corresponding to 270 GHz. At 25 mA the maximum fibre output power is 0.37 mW, and the threshold current 2.54 mA. Based on fitting the spectrum, we estimate the reflectance at the facet of the output waveguide to be about 5 percent.

The photon-photon resonance effect enables far higher data rates. For drive current above 22 mA, small-signal electro-optic responses show a clear photon-photon resonance around 95 GHz, which is not far from the frequency separation of the main lasing and side modes: this is 105 GHz, equating to a value for $\Delta\lambda$ of 0.58 nm. Thanks to the high relaxation oscillation frequency, along with a photon-photon resonance at 95 GHz, we obtained a flat frequency profile and a maximum bandwidth of 108 GHz.

We have directly modulated our laser with a 132-Gbit/s non-return-to-zero signal, using a back-to-back configuration. This produced a clear eye opening at a bias of 27.2 mA, after equalization with a 61-tap linear equalizer compensating for linear distortion (see Figure 5(c)). Energy cost is not as low as it has been with some of our earlier lasers, coming in at 911 fJ/bit. However, the bandwidth of 108 GHz and the symbol rate of 132 GBaud are more than twice as large as those of conventional DMLs.

Opening the door to applying DMLs to applications beyond 400GbE, our technology is already enabling

this class of laser to provide an intrinsic 60 GHz and a photon-photon-resonance-assisted value of over 100 GHz. Plans for the future are to increase the relaxation oscillation frequency and the 3 dB modulation bandwidth, through two strategies: increasing thermal dissipation, by decreasing the bonding SiO_2 layer thickness; and increasing the number of quantum wells, to increase the differential gain. With the latter, it's also possible to reduce nonlinear optical phenomena, which could limit the 3 dB modulation bandwidth at a relaxation oscillation frequency of more than 40 GHz, thanks to a decrease in the photon density in the active region. Working towards this, our next goal is to develop DMLs for high-speed operation under uncooled conditions.

• The authors thanks the contributions to this work from Ryo Nakao, Takuro Fujii, Koji Takeda, Tatsurou Hiraki, Takuma Tsurugaya, Shigeru Kanazawa, Hiromasa Tanobe, and Tai Tsuchizawa from NTT.

FURTHER READING

- > S. Yamaoka et al. Nat. Photon. 15 28 (2021)
- > N.-P. Diamantopoulos et al. J. Lightwave Technol. 39 771 (2021)
- > S. Matsuo et al. Opt. Express 22 12139 (2014)





Enhancing VCSELs with high-index contrast gratings

Optimized high-index contrast gratings provide a thin, highly reflective mirror for specific polarized light

BY KUO-BIN HONG, TSU-CHI CHANG AND TIEN-CHANG LU FROM NATIONAL YANG MING CHIAO TUNG UNIVERSITY

THE ORIGINS of the VCSEL can be traced back to 1977 when Kenichi Iga, working at Tokyo Institute of Technology, proposed this device. Over the intervening years much progress has been made, with this class of laser now well-known for several great attributes, including: a circular beam shape; a low divergence angle; a high speed; a high-bandwidth; and when in the form of an array, a high output power. These strengths have fueled the deployment of this device in optical communications, optical interconnects, high-speed networks, optical clocks, optical mice, laser printing, laser displays, optical gas sensors, and most recently, in 3D sensing.

In a nutshell, the operation of the VCSEL involves the use of a stack of quantum wells to generate light,

which bounces back and forth within a very short cavity that has highly reflective mirrors at both ends. This light can be amplified and polarized by stimulated emission from the wells. Common options for a III-V gain medium include InGaN for emission from 400 nm to 700 nm, InGaAs for 850 nm to 1060 nm, and InGaAsP for 1310 nm to 1550 nm. The wavelength of the laser, as well as its longitudinal mode spacing, are controlled by the length of the cavity.

Most established is the GaAs-based VCSEL, a highperformance commercial product. Its manufacture draws on a fully developed epitaxial process, with production benefitting from the combination of GaAs and AlAs, a pairing of materials with an ultralow lattice mismatch and a high refractive index difference – it is more than 0.5. When a distributed Bragg reflector is formed by growing a stack of pairs of GaAs and AlAs layers on a GaAs substrate, it offers a reflectivity close to 100 percent. This aids the formation of the cavity, and simplifies construction of the mirror, arguably the most critical part of the VCSEL.

The development of the GaN-based VCSEL stands a long way behind its GaAs-based cousin. Developers have encountered several difficulties, with the construction of the mirrors topping this list. Options that have been investigated include epitaxial DBRs, dielectric DBRs, air-gap DBRs, nanoporous DBRs and curved DBRs. For all these candidates, there are still many challenges to face when incorporating DBRs into cavities. Another difficulty is the precise control of the cavity when trimming the thickness of *n*-doped GaN. It is tough to meet this requirement with chemical mechanical polishing, laser lift-off or photoelectrochemical etching.

To speed the development and commercialization of the GaN-based VCSEL there needs to be a reliable, straightforward process for producing the mirrors. This is not easy, as the pairing of GaN with either AIN or AlGaN leads to a high lattice mismatch and a low refractive index contrast. A significant lattice mismatch is a major cause for concern: it induces cracks and dislocations that increase carrier leakage paths and trap centres; and it increases non-radiative carrier recombination and irregular light scattering.

One way to side-step all these problems is to switch to a dielectric DBR. In this case, the challenge is to produce a high-reflective mirror with acceptable optical, electrical and thermal characteristics. A popular combination is Ta_2O_5 and SiO_2 , a pairing that leads to a huge difference in refractive index. However, these oxides are unsuitable for electrical and thermal conductance. The workaround for addressing the former and realising carrier injection is to deposit a thin layer of ITO between *p*-doped GaN and the DBR.

When it comes to reducing the thickness of the cavity and flattening the surface of the *n*-doped GaN layer, prior to the fabrication of the *n*-side DBR, the most common approaches are laser lift-off and chemical



➤ Figure 1. (a) Three-dimensional drawings of TiO₂/air high index contrast gratings. (b) and (c), simulated reflectance maps, which are functions of wavelength and duty cycle for incident light with transverse-electric (TE) and transverse-magnetic (TM) polarizations – that is, with electric fields that are parallel and perpendicular to the grating, respectively. (d) and (e) simulated reflectance maps that are the functions of period and grating height for incident light with TE and TM polarization. Contours display the boundaries of the high reflectance zone of up to 0.99-0.999 for TE polarization.

mechanical polishing. With the latter, due to polishing uncertainty, it is hard to precisely control the constant cavity length across the entire wafer.

High contrast gratings

Our team at the National Yang Ming Chiao Tung University, Taiwan, is developing an alternative type of mirror that addresses the limitations of existing designs. We are pursuing a novel reflector that consists of periodic gratings that are orthogonal to the direction of the laser's emission. These gratings, with a sub-wavelength period, height and width, use two dielectrics – or semiconductors – with markedly different refractive indices. Reflectors based on highcontrast gratings, featuring dielectric/air interfaces, possess several excellent features, including a subwavelength thickness and a polarization-dependent reflectivity spectrum with a wide stopband.

Our work follows in the footsteps of a team led by researchers at Chalmers University of Technology. Back in 2015, they reported the development of high-contrast gratings in the blue, consisting of air-





> Figure 3. Measured degrees of polarization (DoP) and threshold current (I_{th}) of electrically-pumped GaN-based VCSELs combined with TiO₂ highcontrast gratings for different duty cycles. Insets show the polarization of the laser beam and a scanning electron microscopy image of TiO₂ high-contrast gratings. The direction of polarization highly coincides with the gratings.

suspended TiO₂ gratings with a high refractive index, surrounded by air. They developed this thin mirror with high reflectivity and a wide bandwidth for GaN-based VCSELs. Measurements on this grating revealed a transverse-magnetic polarized reflectance spectrum with a peak reflectivity of up to 95 percent at 435 nm and a stopband width of 25 nm. However, it's not easy to incorporate this novel mirror into a current-injected VCSEL.

We proposed a modified variant of this TiO_2 highcontrast grating reflector in 2019. With our design, the air-gap is removed, and the structure deposited directly on the top surface of a GaN layer. This architecture greatly simplifies the fabrication process. Under optical pumping, we realised transversemagnetic polarized emission, with lasing at 369.3 nm. And a year later, working in partnership with Chalmers University of Technology, we succeeded in demonstrating electrically-pumped blue-violet VCSELs with a TiO₂ high-contrast grating reflector with transverse-electric polarization.

Efforts by our team at designing and developing a high-reflective high-contrast grating mirror for a particular transverse-electric or transverse-magnetic polarization began with calculations. This involved a combination of rigorous coupled-wave analysis, coupled mode theory, and finite-difference timedomain and finite element analysis.

Using two-dimensional finite element analysis, we produced high-resolution reflectance maps of periodic TiO₂ high-contrast gratings as functions of wavelength, period, grating height and duty cycle (defined as the grating width, divided by the period) for light with transverse-electric and transverse-magnetic polarizations, exciting from the bottom surface of GaN (see Figure 1). We found that commercial finite element analysis software provided us with an easy, convenient tool to help us swiftly acquire the numerical data of high-resolution reflectance maps.

The numerical tools at our disposal enabled us to produce contour plots that express the boundaries of the transverse-electric-polarization reflectance zone of up to 0.99-0.999 (see Figures 1 (b) to 1 (e)). According to this modelling, the highest reflectivity for light with transverse-electric polarization is twice that of light with a transverse-magnetic polarization.

Based on the insight provided by our numerical tools, we have targeted TiO_2 gratings with a period of close to 344 nm, a duty cycle of 52 percent, and a grating height of 112 nm – that is equal to 32.6 percent of a period – as the starting point for the development of a high-reflective high-contrast grating mirror.

Fabrication of our high-contrast gratings began by sputtering a TiO_2 layer on the top surface of GaN and patterning this with e-beam lithography. According to atomic force microscopy, the polished GaN had a surface roughness of approximately 0.67 nm. After etching, inspection with a transmission electron microscope revealed that some dimensions differed a little from the target thickness. The actual height of the grating is 112.3 nm; and its width is 177.8 nm, corresponding to a duty-cycle of 51.6 percent, for the measured period of 344.5 nm. Fortunately, the dimension of the fabricated high-contrast gratings falls within the high reflectance zone.

VCSEL integration

We have undertaken a variety of measurements on one of our VCSELs, which has a 10 μ m-diameter, circular current aperture and a top TiO₂ high-contrast grating mirror (see Figure 2 (a) for details of its design). We have recorded light power-current-voltage characteristics (see Figure 2(b)), polarization-resolved emission spectra for different current-injection conditions (see Figure 2(c)), and the associated degree of polarization (DoP) for different duty cycles (see Figure 3).

One of the downsides of adding a TiO_2 thin film by sputtering is that it results in a nano-roughened surface that diminishes reflectivity and increases scattering loss. Despite this drawback, the characteristics of our high-contrast grating coincide with the design structure, with the authentic reflectance not much smaller than the simulated value. Note that while the simulated reflectivity is an overestimate, the reflectance maps can still be used as a cornerstone for selecting values for the high-contrast grating.



Measurements on our devices reveal a lasing threshold current of 25 mA and a corresponding current density of about 32 kA cm², under the driving conditions of a pulse width of 0.1 μ s and duty cycle of 0.3 percent. We have also recorded transverseelectric and transverse-magnetic polarized emission spectra at different current-injection conditions by placing a polarizer between the optical fibre and the VCSEL. These spectra provide strong evidence of a transverse-electric-polarized laser beam. In good agreement with the prediction of the high-reflectance zone (see Figure 1 (b)), the dominating lasing peak occurs at 404.2 nm.

We have studied the threshold currents and associated degrees of polarizations for a range of VCSELs with different duty cycles. For this investigation, we defined the degrees of polarization as $(I_{max} - I_{min})/(I_{max} + I_{min})$, where I_{max} and I_{min} are the maximum and minimum values of measured light intensities for a 60 mA injection current. We have found that our VCSELs only produce lasing action



▶ Figure 4. Simulated reflectance maps are functions of (a) wavelength and duty cycle, (b) period and duty cycle and (c) the period and grating height of a monolithic GaN high-contrast grating for incident light with TE polarization. Contours indicate the boundaries of the high reflectance zone of up to 0.99-0.9999.

when they have a duty cycle of either 50 percent or 52 percent; for these devices, the degrees of polarization for the transverse-electric laser beams are 80 percent and 90 percent, respectively. Our VCSELs with TiO_2 high-contrast gratings with lower duty cycles – values of 44 percent, 46 percent and 48 percent – only produce spontaneous emission, because the gratings have a lower reflectivity, causing increases in mirror loss and scattering loss. One possible option for reducing the absorption loss of the TiO_2 high-contrast grating while simplifying the fabrication process is to switch to a GaN-based monolithic highcontrast grating mirror.

Monolithic high contrast gratings

Several technologies are available for depositing the thin films needed to form a grating, including spin coating, sputtering, ultrasonic spray pyrolysis and atomic layer deposition. One way to judge the optical quality of the films produced by these methods is to measure the extinction coefficient, also known as the absorption coefficient. Process conditions impact this. For example, when a TiO_2 film is prepared by spin coating and sputtering, it can have an absorption coefficient up to 10,000 cm⁻¹, but when added by atomic layer deposition, this value can be as small as 200 cm⁻¹ for wavelengths close to 400 nm. When viewed in this manner, monolithic GaN offers much promise as an alternative to TiO_2 for forming a highcontrast grating that provides an ultralow absorption mirror.

The suite of numerical tools at our disposal have enabled us to assess the potential of monolithic GaN for high-contrast gratings. Armed with these insights, we have identified the fabrication window with highest reflectance by calculating transverse-electric-polarized reflectance maps for various incident wavelengths, periods, duty cycles, and grating heights (see Figure 4). Again, we plotted contours that indicate the boundaries of the high reflectance zone, this time with values ranging up to between 0.99 and 0.9999.

This exercise identified a widespread zone with a peak reflectivity up to 99.99 percent close to 403 nm, as well as a stopband with a width near 25 nm. It is encouraging that there is more tolerance to variations in the duty cycle from its target value when working with a GaN high-contrast grating mirror, rather than one made from TiO₂ or related materials.

According to preliminary results, our GaN VCSELs featuring monolithic GaN high-contrast gratings exhibit superior characteristics. We plan to put this to the test, making VCSELs with a GaN high-contrast grating for the *p*-type reflector that will drive a further reduction in cavity length, alongside increased heat dissipation for this device.

FURTHER READING

Detailed design principle and theory of high-contrast gratings can be found in the following papers:

- A. Ahmed et al. IEEE Photon. J. 2 884 (2010)
- > V. Karagodsky Opt. Express 18 16973 (2010)
- > C. J. Chang-Hasnain et al. Adv. Opt. Photonics 4 379 (2012)
- > P. Qiao et al. Adv. Opt. Photonics 10 180 (2018)

Fabrication and characteristics of TiO_2 gratings and related metasurfaces can be found in the following papers:

- E. Hashemi et al. J. Vac. Sci. Technol. B 33 050603 (2015)
- S. Sun et al. ACS Nano 11 4445 (2017)
- Y. Wu et al. Sci. Adv. 5 eaax0939 (2019)

Design, fabrication and characteristics of monolithic GaN high-contrast gratings can be found in the following papers:

- M. G bski et al. Opt. Express 23 11674 (2015)
- > Y. Takashima et al. Sensors 20 4444 (2020)

Fabrication, measurement and characteristics of GaNbased VCSELs with high-contrast gratings and other related materials can be found in the following papers:

- C. J. Chang-Hasnain et al. IEEE J. Sel. Top. Quantum Electron. 15 869 (2009)
- Y. Tsunemi et al. Opt. Express 21 28685–28692 (2013)
- Y. Rao et al. IEEE J. Sel. Top. Quantum Electron. 19
- 1701311 (2013) T. C. Chang *et al.* Sci. Rep. **9** 13055 (2019)
- T. C. Chang *et al.* ACS Photonics **7** 861 (2020)

3 EVENTS 2 DAYS 1 TICKET

SS INTERNATIONAL CONFERENCE www.sensors-international.net

Sensor Solutions: Market opportunities

One ticket gives you access to a 2 day event which will see 3 groups of device makers gathered under one roof.

Hear over 100 presentations covering the entire spectrum of the compound semiconductor, integrated photonics and global sensor supply chain.

9-10 November 2021

Sheraton Brussels Airport Hotel **Belgium**

IN ASSOCIATION WITH:





Talk to us about sponsorship NOW as it will be another sellout

REGISTER NOW AND SECURE YOUR PLACE. REGISTRATION ALLOWS ACCESS TO: CS INTERNATIONAL, PIC INTERNATIONAL AND SSI INTERNATIONAL



GTAT meeting rapidly growing demand for SiC

ACCORDING TO Precedence Research in a report from January 8, 2021, the global electric vehicle market is expected to grow by more than 40 percent by 2027. What it says, among other things, is that the supply chain for chips and modules powering these vehicles needs to evolve immediately. One of the obvious shifts will be moving away from traditional devices made from silicon and toward devices made from compound semiconductor materials such as silicon carbide (SiC). At higher voltages needed for EV's, the performance properties of SiC far outpace those of silicon, but the supply chain for SiC is not nearly as mature. The global EV market needs SiC to catch up...and quickly.

Integrated Device Manufacturers (IDMs), already well-versed in silicon, needed a pathway to produce SiC devices and modules for rapidly accelerating EV demand. But SiC is more complex because it comes from a crystal that is extremely difficult to grow, and that presented a bottleneck. It is against this backdrop that GTAT (www.gtat.com) began forging a business model in 2017 to become a 'pure-play' producer of wafering-ready SiC. The Company's focus on growing SiC bulk crystal and staying away from wafering and device-making is an important distinction. "We have a core competency, and that's crystal growth," says



GTAT President and CEO Greg Knight. "There are tremendously talented companies around the world that know how to make wafers and devices, but what they don't necessarily have is a way to grow the SiC crystal. They need the material, and lots of it."

GTAT's heritage as a producer of crystal growth equipment means that it can 'scale up' capacity very rapidly. The knowhow needed to design and build crystal-growth furnaces is the essence of GTAT's DNA. "We are able to bring SiC capacity to market faster than anyone," said Knight. Indeed, the Company has hit milestones extraordinarily rapidly. "We made our CrystX silicon carbide *n*-type material available to customers in 2018, less than a year after opening our facility," said Knight. A year after that GTAT achieved ISO 9001:2015 certification and signed the first of several long-term supply agreements with key customers for 150mm diameter boules.

Fundamentally, SiC is not a defect-free material and is challenging to make at the high quality levels customers demand. That is why most of the companies invested in making SiC wafers and devices do not have the experience to also make the crystal material itself. The equipment used to make silicon cannot be used for SiC, and the capex (and time) required to develop in-house SiC growth is significant. "We understood this early-on," said Knight. "We knew that SiC was going to become the base material for semiconductors used in growing applications such as EV."

The fact that SiC is not defect-free means that GTAT has spent considerable resources to drive those defect rates down. The chart shows GTAT's very aggressive trend since introducing its CrystX silicon carbide material.

Specifically, Etch Pit Density (EPD) and Basal Plane Dislocations (BPD) are critical quality metrics for SiC. GTAT has made significant progress driving down BPD's to less than 1,000 per cm² and is set to reduce this by another 50 percent in the near term. Much of GTAT's focus has been on reducing defects through continuous improvement. "This is what our customers demand, and we deliver," said Knight.

"We have a longstanding heritage in building the equipment we now use ourselves, and we couple that with a high level of process excellence." GTAT's inherently stable production process enables all its high-quality material to be made to this standard, which is available under a single product grade. While continuous improvement is a function of GTAT's

PRODUCT SHOWCASE | GTAT

increased cycles of learning and optimization, R&D efforts allow the company to push forward on 200mm diameter SiC as well as semi-insulating (SI) SiC for RF applications. Both product launches are expected in late 2021 or early 2022. To support existing 150mm demand while forging ahead with 200mm and SI, GTAT is currently growing production capacity by 60 percent on top of what exists today. With multiple supply agreements in place, the ability to ramp up quickly puts GTAT in a perfect position. "Rapidly growing markets like EV require a very nimble supply chain, and we're able to respond," said Knight. This round of expansion will be completed by early Q3 2021, with more expected as partners continue to scale their demand.

The increased R&D capacity will be used to further the Company's efforts on SI CrystX SiC and its transition to larger 200mm boules. As 5G continues to roll out globally, the need for semi-insulating SiC will accelerate. There are many RF-related applications for SI SiC, and GTAT's R&D efforts are focused on bringing this to market quickly. In addition, the transition from 150mm to 200mm diameter SiC is necessary to boost yields.

The 78 percent increase in wafer surface area means a corresponding increase in the number of devices, which helps lower cost. "Higher quality and biggerdiameter boules are parallel efforts for us," said Knight. "We are moving very rapidly in response to a very dynamic and fast-growing set of markets."

From EV's to 5G, the global push to 'electrify everything' is resulting in a need for circuits and devices that have performance capabilities that extend well beyond those afforded by silicon. While SiC is seen as a front-running material to meet this challenge, demand for it far exceeds supply. This is because most producers of silicon cannot add SiC to their portfolios without investing in an entirely new process and undergoing a very steep learning curve. This is where a 'pure-play' SiC producer such as GTAT becomes valuable on a global scale. As GTAT boosts the 'non-captive' global supply of high-yield,



Introduction of 200mm diameter. SiC will occur later in 2021



high-quality SiC, devices made from SiC become more affordable. This means higher performance and lower system-level costs. In practical terms, EVs can enjoy better range thanks to increased use of more electrically efficient SiC. Also, the affordability index for EVs will increase over time as SiC becomes more prevalent. GTAT will be expanding its production capacity by 60 percent in 2021.



GT ADVANCED

TECHNOLOGIES

GT Advanced Technologies is a manufacturer of high-performance crystal materials including silicon carbide (SiC) and sapphire. GTAT's corporate headquarters in Hudson, New Hampshire also serves as the Company's primary manufacturing facility for its CrystX silicon carbide. This material is fundamental to the production of semiconductors used in electric vehicles and other power electronics applications.

Directly contact: Christopher Van Veen chris.vanveen@gtat.com for more information, or visit us at: https://gtat.com/products/silicon-carbide

Reducing the operating voltage of tunnel-junction deep UV LEDs

Driving down carbon contaminations and cranking up silicon trims the operating voltage of deep-UV LEDs with a tunnel junction

A JAPANESE COLLABORATION is claiming to have broken new ground for reducing the operating voltage of tunnel-junction deep-UV LEDs. Success has come from suppressing the incorporation of carbon contaminants in an *n*-type AlGaN layer that is then doped with a high concentration of silicon.

The lower operating voltage promises to increase the optical efficiency of high-power tunnel-junction LEDs, which will become the dominant form of this device, according to Kengo Nagata, spokesman for the team. Nagata, who is affiliated to Nagoya University, Toyoda Gosei and TS Opto, told *Compound Semiconductor* that it is extremely difficult to realise an ohmic *p*-type AlGaN contact. "We believe that the tunnel-junction LED is one of the device structures that solves this problem."

Note that switching to GaN for the *p*-contact is not a viable option. GaN would absorb light emitted by the quantum well, and drive down the light extraction efficiency for the deep-UV LED.



> The epistructure used for conventional deep-UV LEDs and those with a tunnel junction. To uncover good growth conditions for lowering the operating voltage of deep-UV LEDs with a tunneljunction, the team from Nagoya University, Toyoda Gosei, TS Opto and Meijo University produced a portfolio of devices. As well as making a pair of devices with a *p*-*n* junction that has different aluminium concentrations in the *p*-AlGaN layer, they fabricated five devices with tunnel junctions containing differing levels of carbon and silicon concentrations in the *n*⁺ AlGaN and top *n*-AlGaN layers (see Figure for details of both structures).

REFERENCEK. Nagata *et al.* Appl. Phys. Express **14** 084001 (2021)

All these forms of deep-UV LED were produced on sapphire substrates with a 3 μ m-thick AlGaN template that had screw and edge dislocation densities of 9 x 10⁷ cm² and 1 x 10⁹ cm², respectively. On this the team added an *n*-type Al_{0.38}Ga_{0.62}N underlayer, with screw and edge dislocation densities of 1 x 10⁸ cm⁻² and 9 x 10⁸ cm⁻², followed by an active region with 2 nm-thick Al_{0.45}Ga_{0.55}N quantum wells and an electron-blocking layer.

After adding either a *p*-GaN/AlGaN structure or a tunnel-junction, 1 mm² LEDs were formed by using dry etching to define a mesa, prior to adding contacts. A stack of metals provided both of the *n*-AlGaN contacts for the tunnel-junction LED, as well as the *n*-AlGaN for the *p*-*n* LED; while an indium zinc oxide layer provided the *p*-GaN contact for the *p*-*n* LED.

Current-voltage plots for the *p-n* junction LED produced typical results for this class of device, with a forward voltage of 6.6 V at 63 mA cm⁻².

Comparing current-voltage characteristics for a variety of deep-UV emitters with tunnel-junctions revealed that a reduction in the level of carbon contaminants, realised by lowering the growth pressure from 100 mbar to 50 mbar, reduced the operating voltage by more than 6 V. Combining this with a high silicon-doping concentration in the n^+ AlGaN layer led to an additional and significant reduction in operating voltage to 10.3 V at 63 mA cm⁻². Getting the level of carbon contaminants down proved crucial, because it prevented the AlGaN layer from being semi-insulating – that is a show-stopper for forming a tunnel junction.

Optical measurements showed that the conventional UV LED produced an output of 35.7 mW at 285 nm, for a drive current density of 63 mA cm⁻², realised at 7.2 V forward voltage. The tunnel-junction device providing a comparison realised an identical drive current at 10.8 V, and delivered an output of 27.6 mW, for a peak emission wavelength of 280 nm. The team attributed this inferior performance to high absorbance by the *n*-type electrodes, which were sintered at a high temperature.

Nagata says that one of the goals for the team is to extend the optimisation of the tunnel junction, with efforts directed at improving the growth conditions for other layers. "In addition, we will take on the challenge of improving device characteristics, using reflective electrodes."





Specialists with 30 year+ pedigree and in-depth knowledge in these overlapping sectors:

Expertise: Moderators, Markets, 30 Years + Pedigree Reach: Specialist vertical databases Branding: Message delivery to high level influencers via various in house established magazines, web sites, events and social media

Expert Moderators

Dedicated technical and time-served experts/editors



MARK ANDREWS

Mark Andrews is technical editor of Silicon Semiconductor, PIC Magazine, Solar+Power Management, and Power Electronics World. His experience focuses on RF and photonic solutions for infrastructure, mobile device, aerospace, aviation and defence industries



PHIL ALSOP

Journalist and editor in the business to business publishing sector for more than 30 years currently focusing on intelligent automation, DevOps, Big Data and analytics, alongside the IT staples of computing, networks and storage

JACKIE CANNON

Director of Solar/IC Publishing, with over 15 years experience of Solar, Silicon and Power Electronics, Jackie can help moderate your webinar, field guestions and make the overal experience very professional

DR RICHARD STEVENSON

Dr Richard Stevenson is a seasoned science and technology journalist with valuable experience in industry and academia. For almost a decade, he has been the editor of Compound Semiconductor magazine, as well as the programme manager for the CS International Conference

For more information contact:

Jackie Cannon T: 01923 690205 E; jackie@angelwebinar.co.uk W: www.angelwebinar.co.uk 6 Bow Court, Burnsall Road, Coventry, CV5 6SP. UK T: +44(0)2476 718 970 E: info@angelbc.com W: www.angelbc.com

Semiconductor (Silicon/Compound) Publications include: Compound Semiconductor, Silicon Semiconductor, CS China, SiS China



SKILLS

DEVELOPMENT

Publications include: Power Electronics World





Publications include: DCS Europe, DCS UK, SNS International

SmartSolar UK & Ireland

Publications include: Solar and Power Management, Solar UK and Ireland



Publications include: Sensor Solutions Magazine,

Sensor Solutions International



Publications include: Digitalisation World, Information Security Solutions, Managed Services

Publications include: PIC Magazine, PIC Conference

Diaitalisation



Boosting GaN blocking voltages

A sputtered layer of *p*-type NiO nearly doubles the blocking voltage of GaN-on-silicon Schottky barrier diodes

Engineers from EPFL, Switzerland, are claiming to have broken the record for the breakdown voltage of GaN-on-silicon Schottky barrier diodes. The team's devices, featuring a *p*-type NiO layer that acts a junction termination extension, are capable of blocking up to 443 V.

Junction termination extensions are common structures, widely deployed in silicon and SiC devices to prevent localised peaking of the electric field and ultimately ensure a higher blocking voltage. However, in those devices the junction termination extensions are formed by implantation or diffusion, to create selectively doped regions. With GaN, ion implantation is still in its infancy, requiring pressures of more than 1 GPa and temperatures above 1200 °C.

To side-step issues associated with ion implantation, the researchers at EPFL, led by Elison Matioli, have switched to RF sputtering of NiO, a p-type conductive oxide that can realise high hole densities. Note that in 2020, researchers at Nanjing University and at Sun Yat-sen University both reported the use of doped NiO to realise a high reverse-blocking voltage in Ga₂O₃, despite the large band offset between these



Three variants of the diode were produced: one with a p-NiO layer, to enable study of transport properties; a control; and a Schottky barrier diode (SBD) with a junction termination extension (JTE). Focused ion-beam cross-sectional scanning electron microscopy images of the regions depicted in the blue boxes.

two materials. "This inspired us to evaluate the use of *p*-NiO as junction termination extensions for GaN power devices," says Matioli.

He and his co-workers are not the first to report the addition of *p*-NiO junction termination extensions to GaN Schottky barrier diodes. Earlier this year, a team led by researchers at Tokushima University, Japan, announced the fabrication of devices with this architecture. Using bulk GaN substrates and a 14 μ m-thick drift layer, they realised a blocking voltage of less than 250 V.

The higher blocking voltage is likely to partly result from the switch from a TiN anode that has a Schottky barrier height of 0.6 eV to a nickel anode with a height of 0.9-1 eV. There may also be differences in the design and fabrication of the diodes. "We spent a considerable amount of time optimising the design of the junction termination extension, the deposition conditions of p-NiO, as well as perfecting the fabrication process for our device," says Matioli.

The team's devices were fabricated from 150 mm GaN-on-silicon epiwafers, provided by Enkris. These epiwafers had a 1.1 μ m-thick buffer, followed by a 1 μ m-thick layer of *n*-type GaN and a 4 μ m-thick layer of intrinsic GaN. At EPFL, engineers added a 160 nm-thick layer of NiO by RF sputtering, before using a lift-off process to define the junction termination extension region. To complete diode fabrication, the engineers used Ni/Au to form a *p*-type ohmic contact, before creating a mesa with reactive-ion etching that enabled access to the *n*-type layer – this facilitated the addition of Cr/Au to create an *n*-type ohmic contact.

Current-voltage measurements on a conventional GaN Schottky barrier diode, grown as a control, and the variant with the junction termination extension, show that this modification does not have a significant impact on the on-resistance or the turn-on voltage. However, the blocking voltage has a substantial increase, rising from 230 V to 443 V.

The team is aiming to make additional improvements to its *p*-NiO deposition conditions. Efforts will focus on RF sputtering power and ambient gas flux, as this could reduce the reverse leakage current at the *p*-NiO/GaN interface. "This will help us achieve a variety of devices, like merged *p-i-n* Schottky diodes, junction barrier Schottky diodes, as well as JFETs," says Matioli.

REFERENCE

 R. Khadar et al. Appl. Phys. Express 14 071066 (2021)

Improving ohmic contacts for Ga₂O₃

Low-temperature MOCVD re-growth creates ${\rm Ga_2O_3}$ MESFETs with record-breaking currents and on-off ratios

A COLLABORATION between engineers at the University of Utah and The Pennsylvania State University claims to have produced the first fully MOCVD-grown β -Ga₂O₃ MESFETs with ohmic contacts.

Spokesman for the team, Sriram Krishnamoorthy from the University of Utah, told *Compound Semiconductor* that a major bottleneck for re-growing ohmic contact is the need for high temperatures, to ensure high-quality material. These high temperatures threaten to degrade the channel. "We came up with a solution and demonstrated high-quality β -Ga₂O₃ growth using MOCVD at a temperature of 600 °C, which is more than 200 °C lower than the conventional growth temperatures for MOCVD Ga₂O₃ growth."

As well as reducing the thermal budget, the lower growth temperature opens up avenues for hetero and hybrid integration with other semiconductor materials that require lower processing temperatures.

Growth of β -Ga₂O₃ at lower temperatures also enabled controllable doping over four orders of magnitude, and doping profiles ten times sharper than before. "This could help in the development of high-efficiency Ga₂O₃-based lateral RF devices through delta doping and modulation doping schemes," argued Krishnamoorthy.

The team produced their devices using a Agnitron Agilis MOCVD reactor, which is specifically designed for high-quality growth of β -Ga₂O₃ material on wafers with sizes up to 2 inch. Efforts began by taking iron-doped semi-insulating β -Ga₂O₃ substrates produced by NCT, Japan, cleaning their surface by dipping them in a dilute HF solution for 30 minutes, and then loading this material into an MOCVD chamber and depositing a 500 nm-thick β -Ga₂O₃ channel at 810 °C. Device mesas were defined by a hard mask and dry etching, before a selective area MOCVD regrowth process provided low ohmic resistance source and drain contacts.

Formation of these contacts began by adding a 500 nm-thick sacrificial layer of SiO_2 by plasmaenhanced CVD. The source and drain regions were defined using a nickel layer patterned by photolithography and lift-off. Reactive ion etching selectively removed the SiO₂, plus 10-20 nm of Ga₂O₃.

Dipping the sample in aqua regia solution removed the nickel mask, before the growth of silicon-doped Ga_2O_3 at 600 °C. The next steps involved removing the polycrystalline Ga_2O_3 outside the contact region by dissolving the sacrificial SiO₂ in HF solution, and using photolithography and patterning to add metallic



contacts to the regrown contacts. Adding a metal stack for the Schottky gate completed fabrication.

According to the team, electrical measurements on their MESFETs revealed a record sheet resistance of 73 Ω /square for silicon-doped β -Ga₂O₃ regrown layers, and a record-low specific-contact-resistance of 8.3 x 10⁻⁷ W cm² for the metal/ β -Ga₂O₃ contacts. The on-current hit 130 mA m⁻¹. "This is the highest [value] for a depletion mode β -Ga₂O₃ MESFET with an on-off ratio of over 10¹⁰, simultaneously in a large gate length device," said Krishnamoorthy.

He explained that β -Ga₂O₃ lateral FETs suffer from an off-state leakage through the epilayer/substrate, due to residual silicon impurities. It is speculated that this problem originates from the wafer polishing process. "We have demonstrated an efficient way to suppress off-state leakage using pre-growth wafer cleaning, but have preserved the high-mobility of carriers in the MOCVD-grown channels."

One goal is to now develop β -Ga₂O₃ scaled devices using MOCVD-grown channels that would leverage the high mobility of carriers for high-frequency applications. "We would also like to work on electric-field management techniques to further enhance the breakdown performance of MOCVD-grown β -Ga₂O for high-power applications," added Krishnamoorthy.

REFERENCE

A. Bhattacharyya et al. Appl. Phys. Express 14 076502 (2021)

> (a) Fully MOCVD grown **MESFETs** with regrown ohmic contacts. (b) Top view, scanning electron microscopy image of the MESFET, showing the re-grown access regions. (c) Cross-sectional scanning electron microscopy image of the contact region.

INDUSTRY SERVICES DIRECTORY



INDUSTRY SERVICES DIRECTORY

Tel: +36 1 505 4690 sales.support@semilab.com https://semilab.com	spitec.com	Tel: +1 925 245 5817 Fax: +1 925 449 4096 Email: Iwarren@ferrotec.com www.temescal.net
PLASMA TECHNOLOGY SOLUTIONS Tel: +31 24 350 0809 info@trymax-semiconductor.com www.trymax-semiconductor.com	TYSIC Int SiC-epi Faunday in China Tel: 86-769-2289 3350 Fax: 86-769-2289 3355 Email: enquiry@sicty.com www.sicty.com	Tel: +49-89-96090900 Email: ulvac@ulvac.de www.ulvac.eu
MBE Specialists Tel: +1 201 507 3300 Fax: +1 201 507 1506 Email: inquiry@umccorp.com www.umccorp.com	Tel: +82 10 8531 2724 overseas@unilok.com http://unilok.com	VACUUM VIEW Image: Constant of the second secon
Tel: 516-677-0200-1222 Fax: 516-714-1231 Email: jpina@veeco.com www.veeco.com	Tel: +49 (0) 3641 79980 Fax: +49 (0) 3641 7998222 www.vistec-semi.com	Optical Metrology for File + 81(0)88-660-7633 sales@ysystems.jp www.ysystems.jp

Showcase your presence to the global Compound Semiconductor industry for 12 months

COMPOUND SEMICONDUCTOR MAGAZINE is the primary information resource for professionals working with compound semiconductor materials and devices.

Each issue of the magazine is distributed in print and digitally to over 60,000 professionals worldwide. With the largest and most diverse global audience of qualified buyers served by any compound semiconductor focused magazine, secure a corporate partnership and buyers guide entry and receive 12 months of promotion and exposure to the compound semiconductor industry across the magazine portfolio including:

- 12 months of promotion in eight issues of the print and digital versions of Compound Semiconductor featuring your company logo and company details
- 12 months of promotion and exposure on the Compound Semiconductor website www.compoundsemiconductor.net featuring a Buyers Guide entry and hyperlinked company logo
- Sponsorship of one e-news alerts sent out to over 60,000 industry professionals with text and a standard web banner.

To find out more, contact: Jessica Harrison, Sales Executive **E:** jessica.harrison@angelbc.com **T:** +44 (0)2476 718970





200mm Process Has Arrived Introducing the Temescal Systems UEFC-6100

Welcome to your production future. Our UEFC-6100 is the first compound semiconductor production tool designed for 200mm lift-off processing. The world's leading manufacturers are welcoming our Auratus[™] enhanced line of Temescal electron beam deposition systems, and you won't want to be left behind. We vaporize metals more efficiently. We deliver uniformity. We return unmatched savings. The results are overwhelming.

With a line of tools optimized for a range of production environments, whether 150mm or 200mm, small-batch or high-volume, this invasion could be coming your way.

Find out more before you take us to your leader. Contact Ferrotec at 1-925-371-4170 or visit temescal.ferrotec.com/200mm. **UEFC-6100** 25 Wafers (200mm)





UEFC-5700 42 Wafers (150mm) 18 Wafers (200mm)

UEFC-4900 25 Wafers (150mm)



